target: family: lpc5500: pre-reset via debug mailbox in reset_and_halt#1919
Open
fbnors wants to merge 1 commit intopyocd:developfrom
Open
target: family: lpc5500: pre-reset via debug mailbox in reset_and_halt#1919fbnors wants to merge 1 commit intopyocd:developfrom
fbnors wants to merge 1 commit intopyocd:developfrom
Conversation
On LPC55xx devices, running firmware can cause AHB bus contention that makes SWD accesses via the AHB-AP fail with WAIT ACK responses. This leads to transfer timeouts during the flash controller probing and SYSRESETREQ sequences that reset_and_halt performs before flash programming. The debug mailbox (AP#2) has a dedicated path that does not go through the AHB bus. By issuing a chip reset through the debug mailbox and immediately halting the core at the start of reset_and_halt, all peripherals return to their power-on state and subsequent AHB-dependent operations proceed reliably.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
On LPC55xx devices, running firmware can cause AHB bus contention that makes SWD accesses via the AHB-AP fail with WAIT ACK responses. This leads to transfer timeouts during the flash controller probing and SYSRESETREQ sequences that reset_and_halt performs before flash programming.
The debug mailbox (AP#2) has a dedicated path that does not go through the AHB bus. By issuing a chip reset through the debug mailbox and immediately halting the core at the start of reset_and_halt, all peripherals return to their power-on state and subsequent AHB-dependent operations proceed reliably.