Skip to content

Correct PCIe 3.0 speed #3869

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Oct 5, 2024
Merged

Correct PCIe 3.0 speed #3869

Changes from 1 commit
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
26f3f5f
Correct PCIe 3.0 speed
scott4000 Oct 5, 2024
47dd66d
Update documentation/asciidoc/computers/raspberry-pi/pcie.adoc
nathan-contino Oct 5, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion documentation/asciidoc/computers/raspberry-pi/pcie.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -55,7 +55,7 @@ WARNING: The Raspberry Pi 5 is not certified for Gen 3.0 speeds. PCIe Gen 3.0 co

==== via `config.txt`

The connection is certified for Gen 2.0 speeds (5 GT/sec), but you can force Gen 3.0 (10 GT/sec) speeds. To enable PCIe Gen 3.0 speeds, add the following line to `/boot/firmware/config.txt`:
The connection is certified for Gen 2.0 speeds (5 GT/sec), but you can force Gen 3.0 (8 GT/sec) speeds. To enable PCIe Gen 3.0 speeds, add the following line to `/boot/firmware/config.txt`:

[source,ini]
----
Expand Down