Skip to content

Commit 94d739a

Browse files
committed
target/riscv: dont set mcause and mstatus as cachable
With CLIC extension (smclic), mcause and mstatus CSRs share mirrored fields for mpp and mpie. Therefore, neither can be assumed cachable. Signed-off-by: Samuel Obuch <[email protected]>
1 parent e870c5f commit 94d739a

File tree

1 file changed

+0
-2
lines changed

1 file changed

+0
-2
lines changed

src/target/riscv/riscv_reg_impl.h

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -204,9 +204,7 @@ static inline bool riscv_reg_impl_gdb_regno_cacheable(enum gdb_regno regno,
204204
case GDB_REGNO_MISA:
205205
case GDB_REGNO_DCSR:
206206
case GDB_REGNO_DSCRATCH0:
207-
case GDB_REGNO_MSTATUS:
208207
case GDB_REGNO_MEPC:
209-
case GDB_REGNO_MCAUSE:
210208
case GDB_REGNO_SATP:
211209
/*
212210
* WARL registers might not contain the value we just wrote, but

0 commit comments

Comments
 (0)