Skip to content

Commit c67e860

Browse files
authored
Merge pull request #181 from riscv/readme
Add README
2 parents 2bcc560 + c33c45b commit c67e860

File tree

1 file changed

+22
-0
lines changed

1 file changed

+22
-0
lines changed

README.md

Lines changed: 22 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,22 @@
1+
# RISC-V ELF psABI Document
2+
Processor-specific application binary interface document for RISC-V.
3+
4+
This document includes the following items:
5+
- Procedure Calling Convention
6+
- ELF Object Files Format
7+
- DWARF Debug Information Format
8+
- Code Model
9+
- Relocation
10+
- Relaxation
11+
12+
# Navigation
13+
----------------------------------------------------------------------------------------------------------
14+
Name | URL | Description
15+
------------------------------------|-------------------------------------------------------|--------------
16+
RISC-V ELF psABI | https://github.com/riscv/riscv-elf-psabi-doc | Processor-specific application binary interface document.
17+
RISC-V Embedded ABI (Draft) | https://github.com/riscv/riscv-eabi-spec | Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
18+
RISC-V C API | https://github.com/riscv/riscv-c-api-doc | RISC-V-specific predefined macros, function attributes and language extensions.
19+
RISC-V Assembly Programmer's Manual | https://github.com/riscv/riscv-asm-manual | Document for pseudoinstructions and assembly directives.
20+
RISC-V Toolchain Conventions | https://github.com/riscv/riscv-toolchain-conventions | RISC-V-specific toolchain behavior and command line option.
21+
RISC-V Semihosting Spec | https://github.com/riscv/riscv-semihosting-spec | Spec for semihosting.
22+
RISC-V Supervisor Binary Interface | https://github.com/riscv/riscv-sbi-doc | Spec for SBI.

0 commit comments

Comments
 (0)