Skip to content

ARC feedback#101

Merged
jones-drew merged 6 commits intomainfrom
arc-feedback
Dec 1, 2025
Merged

ARC feedback#101
jones-drew merged 6 commits intomainfrom
arc-feedback

Conversation

@jones-drew
Copy link
Collaborator

No description provided.

Andrew Jones added 2 commits November 17, 2025 07:56
This is a change suggested in ARC feedback.

Signed-off-by: Andrew Jones <ajones@ventanamicro.com>
such differences do not interfere with architectural state migration
and subsequent execution of threads between harts.
2+a| _Architectural state comprises all ISA-visible state relevant to
the SEE, including but not limited to: XLEN, endianness,
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please, add VLEN to the enumerated properties.


_Prohibited divergences (non-exhaustive):_

* _Differences in XLEN, endianness, mandatory privilege features, or
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please, add VLEN to the enumerated properties.

such differences do not interfere with architectural state migration
and subsequent execution of threads between harts.
2+a| _Architectural state comprises all ISA-visible state relevant to
the SEE, including but not limited to: XLEN, endianness,
Copy link
Collaborator

@ved-rivos ved-rivos Nov 17, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
the SEE, including but not limited to: XLEN, endianness,
the SEE, including but not limited to: XLEN, VLEN, cache block size, endianness,


_Prohibited divergences (non-exhaustive):_

* _Differences in XLEN, endianness, mandatory privilege features, or
Copy link
Collaborator

@ved-rivos ved-rivos Nov 17, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
* _Differences in XLEN, endianness, mandatory privilege features, or
* _Differences in XLEN, VLEN, endianness, cache block sizes, mandatory privilege features, or

Andrew Jones added 4 commits November 24, 2025 14:42
This is a changed suggested in ARC feedback.

The new text was provided by ARC.

Signed-off-by: Andrew Jones <ajones@ventanamicro.com>
This is a change suggested in ARC feedback.

From Ved:
"""
The debug related registers to setup triggers are not visible to
ISA. The RVA_060 and RVA_070 are discussing that. The Sdext and
Sdtrig - the parts of debug that are visible to S-mode - are
included in RVA020.

I would suggest a section called "RISC-V Hart SEE" and place the
RVA_060 and RVA_070 in that section.
"""

Signed-off-by: Andrew Jones <ajones@ventanamicro.com>
Now that two rules have been moved out of the section, renumber
to regain an even distribution.

Signed-off-by: Andrew Jones <ajones@ventanamicro.com>
This is a change suggested in ARC feedback.

From Ved:
"""
Update RVA_070 to make filtering by ASID/VMID required and
scontext/hcontext optional - presently the rule states either
may be implemented but neither are required.
"""

Signed-off-by: Andrew Jones <ajones@ventanamicro.com>
@jones-drew
Copy link
Collaborator Author

I've add VLEN and cache block sizes. Do we still need to also call out the memory map as @radimkrcmar suggested?

@jones-drew jones-drew merged commit 32f586e into main Dec 1, 2025
1 check passed
@jones-drew jones-drew deleted the arc-feedback branch December 1, 2025 22:49
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants