Skip to content

Remove _rod intrinsic from zvfhmin #400

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 4 commits into
base: split_out_zvfh_zvfhmin_part2
Choose a base branch
from
Open

Remove _rod intrinsic from zvfhmin #400

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
e463600
Fix the typo bfloat16 -> zvfhmin/zvfh
tclin914 Jun 27, 2025
2337605
Remove _rod intrinsic from zvfhmin
tclin914 Jun 27, 2025
b8af1b0
[Auto-gen] Update zvfhmin documents under ../auto-generated. (make gi…
tclin914 Jun 27, 2025
cbbc136
[Auto-gen] Update zvfhmin tests under ../auto-generated. (make git-co…
tclin914 Jun 27, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
47 changes: 0 additions & 47 deletions auto-generated/zvfhmin/api-testing/vfncvt_rod.c
View file
Open in desktop

This file was deleted.

15 changes: 0 additions & 15 deletions auto-generated/zvfhmin/intrinsic_funcs.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1771,36 +1771,21 @@ vfloat32m8_t __riscv_vfwcvt_f_f_v_f32m8_m(vbool4_t vm, vfloat16m4_t vs2,
[,c]
----
vfloat16mf4_t __riscv_vfncvt_f_f_w_f16mf4(vfloat32mf2_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfncvt_rod_f_f_w_f16mf4(vfloat32mf2_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_f_w_f16mf2(vfloat32m1_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_rod_f_f_w_f16mf2(vfloat32m1_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_f_w_f16m1(vfloat32m2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_rod_f_f_w_f16m1(vfloat32m2_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_f_w_f16m2(vfloat32m4_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_rod_f_f_w_f16m2(vfloat32m4_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_f_w_f16m4(vfloat32m8_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_rod_f_f_w_f16m4(vfloat32m8_t vs2, size_t vl);
// masked functions
vfloat16mf4_t __riscv_vfncvt_f_f_w_f16mf4_m(vbool64_t vm, vfloat32mf2_t vs2,
size_t vl);
vfloat16mf4_t __riscv_vfncvt_rod_f_f_w_f16mf4_m(vbool64_t vm, vfloat32mf2_t vs2,
size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_f_w_f16mf2_m(vbool32_t vm, vfloat32m1_t vs2,
size_t vl);
vfloat16mf2_t __riscv_vfncvt_rod_f_f_w_f16mf2_m(vbool32_t vm, vfloat32m1_t vs2,
size_t vl);
vfloat16m1_t __riscv_vfncvt_f_f_w_f16m1_m(vbool16_t vm, vfloat32m2_t vs2,
size_t vl);
vfloat16m1_t __riscv_vfncvt_rod_f_f_w_f16m1_m(vbool16_t vm, vfloat32m2_t vs2,
size_t vl);
vfloat16m2_t __riscv_vfncvt_f_f_w_f16m2_m(vbool8_t vm, vfloat32m4_t vs2,
size_t vl);
vfloat16m2_t __riscv_vfncvt_rod_f_f_w_f16m2_m(vbool8_t vm, vfloat32m4_t vs2,
size_t vl);
vfloat16m4_t __riscv_vfncvt_f_f_w_f16m4_m(vbool4_t vm, vfloat32m8_t vs2,
size_t vl);
vfloat16m4_t __riscv_vfncvt_rod_f_f_w_f16m4_m(vbool4_t vm, vfloat32m8_t vs2,
size_t vl);
vfloat16mf4_t __riscv_vfncvt_f_f_w_f16mf4_rm(vfloat32mf2_t vs2,
unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_f_w_f16mf2_rm(vfloat32m1_t vs2, unsigned int frm,
Expand Down
15 changes: 0 additions & 15 deletions auto-generated/zvfhmin/intrinsic_funcs/04_vector_float16_intrinsics.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -31,36 +31,21 @@ vfloat32m8_t __riscv_vfwcvt_f_f_v_f32m8_m(vbool4_t vm, vfloat16m4_t vs2,
[,c]
----
vfloat16mf4_t __riscv_vfncvt_f_f_w_f16mf4(vfloat32mf2_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfncvt_rod_f_f_w_f16mf4(vfloat32mf2_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_f_w_f16mf2(vfloat32m1_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_rod_f_f_w_f16mf2(vfloat32m1_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_f_f_w_f16m1(vfloat32m2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_rod_f_f_w_f16m1(vfloat32m2_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_f_f_w_f16m2(vfloat32m4_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_rod_f_f_w_f16m2(vfloat32m4_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_f_f_w_f16m4(vfloat32m8_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_rod_f_f_w_f16m4(vfloat32m8_t vs2, size_t vl);
// masked functions
vfloat16mf4_t __riscv_vfncvt_f_f_w_f16mf4_m(vbool64_t vm, vfloat32mf2_t vs2,
size_t vl);
vfloat16mf4_t __riscv_vfncvt_rod_f_f_w_f16mf4_m(vbool64_t vm, vfloat32mf2_t vs2,
size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_f_w_f16mf2_m(vbool32_t vm, vfloat32m1_t vs2,
size_t vl);
vfloat16mf2_t __riscv_vfncvt_rod_f_f_w_f16mf2_m(vbool32_t vm, vfloat32m1_t vs2,
size_t vl);
vfloat16m1_t __riscv_vfncvt_f_f_w_f16m1_m(vbool16_t vm, vfloat32m2_t vs2,
size_t vl);
vfloat16m1_t __riscv_vfncvt_rod_f_f_w_f16m1_m(vbool16_t vm, vfloat32m2_t vs2,
size_t vl);
vfloat16m2_t __riscv_vfncvt_f_f_w_f16m2_m(vbool8_t vm, vfloat32m4_t vs2,
size_t vl);
vfloat16m2_t __riscv_vfncvt_rod_f_f_w_f16m2_m(vbool8_t vm, vfloat32m4_t vs2,
size_t vl);
vfloat16m4_t __riscv_vfncvt_f_f_w_f16m4_m(vbool4_t vm, vfloat32m8_t vs2,
size_t vl);
vfloat16m4_t __riscv_vfncvt_rod_f_f_w_f16m4_m(vbool4_t vm, vfloat32m8_t vs2,
size_t vl);
vfloat16mf4_t __riscv_vfncvt_f_f_w_f16mf4_rm(vfloat32mf2_t vs2,
unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f_f_w_f16mf2_rm(vfloat32m1_t vs2, unsigned int frm,
Expand Down
52 changes: 0 additions & 52 deletions auto-generated/zvfhmin/llvm-api-tests/vfncvt_rod.c
View file
Open in desktop

This file was deleted.

52 changes: 0 additions & 52 deletions auto-generated/zvfhmin/llvm-overloaded-tests/vfncvt_rod.c
View file
Open in desktop

This file was deleted.

47 changes: 0 additions & 47 deletions auto-generated/zvfhmin/overloaded-api-testing/vfncvt_rod.c
View file
Open in desktop

This file was deleted.

10 changes: 0 additions & 10 deletions auto-generated/zvfhmin/overloaded_intrinsic_funcs.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1266,26 +1266,16 @@ vfloat32m8_t __riscv_vfwcvt_f(vbool4_t vm, vfloat16m4_t vs2, size_t vl);
[,c]
----
vfloat16mf4_t __riscv_vfncvt_f(vfloat32mf2_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfncvt_rod_f(vfloat32mf2_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f(vfloat32m1_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_rod_f(vfloat32m1_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_f(vfloat32m2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_rod_f(vfloat32m2_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_f(vfloat32m4_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_rod_f(vfloat32m4_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_f(vfloat32m8_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_rod_f(vfloat32m8_t vs2, size_t vl);
// masked functions
vfloat16mf4_t __riscv_vfncvt_f(vbool64_t vm, vfloat32mf2_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfncvt_rod_f(vbool64_t vm, vfloat32mf2_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f(vbool32_t vm, vfloat32m1_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_rod_f(vbool32_t vm, vfloat32m1_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_f(vbool16_t vm, vfloat32m2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_rod_f(vbool16_t vm, vfloat32m2_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_f(vbool8_t vm, vfloat32m4_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_rod_f(vbool8_t vm, vfloat32m4_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_f(vbool4_t vm, vfloat32m8_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_rod_f(vbool4_t vm, vfloat32m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfncvt_f(vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f(vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfncvt_f(vfloat32m2_t vs2, unsigned int frm, size_t vl);
Expand Down
10 changes: 0 additions & 10 deletions ...-generated/zvfhmin/overloaded_intrinsic_funcs/04_vector_float16_intrinsics.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -26,26 +26,16 @@ vfloat32m8_t __riscv_vfwcvt_f(vbool4_t vm, vfloat16m4_t vs2, size_t vl);
[,c]
----
vfloat16mf4_t __riscv_vfncvt_f(vfloat32mf2_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfncvt_rod_f(vfloat32mf2_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f(vfloat32m1_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_rod_f(vfloat32m1_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_f(vfloat32m2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_rod_f(vfloat32m2_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_f(vfloat32m4_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_rod_f(vfloat32m4_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_f(vfloat32m8_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_rod_f(vfloat32m8_t vs2, size_t vl);
// masked functions
vfloat16mf4_t __riscv_vfncvt_f(vbool64_t vm, vfloat32mf2_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfncvt_rod_f(vbool64_t vm, vfloat32mf2_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f(vbool32_t vm, vfloat32m1_t vs2, size_t vl);
vfloat16mf2_t __riscv_vfncvt_rod_f(vbool32_t vm, vfloat32m1_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_f(vbool16_t vm, vfloat32m2_t vs2, size_t vl);
vfloat16m1_t __riscv_vfncvt_rod_f(vbool16_t vm, vfloat32m2_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_f(vbool8_t vm, vfloat32m4_t vs2, size_t vl);
vfloat16m2_t __riscv_vfncvt_rod_f(vbool8_t vm, vfloat32m4_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_f(vbool4_t vm, vfloat32m8_t vs2, size_t vl);
vfloat16m4_t __riscv_vfncvt_rod_f(vbool4_t vm, vfloat32m8_t vs2, size_t vl);
vfloat16mf4_t __riscv_vfncvt_f(vfloat32mf2_t vs2, unsigned int frm, size_t vl);
vfloat16mf2_t __riscv_vfncvt_f(vfloat32m1_t vs2, unsigned int frm, size_t vl);
vfloat16m1_t __riscv_vfncvt_f(vfloat32m2_t vs2, unsigned int frm, size_t vl);
Expand Down
Loading