Skip to content

Commit fd89a02

Browse files
authored
Merge pull request #1931 from rogerchang23424/fix-csr
Fix CSR initial affected by DTS
2 parents f6d41bc + 779fc51 commit fd89a02

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

riscv/sim.cc

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -238,6 +238,8 @@ sim_t::sim_t(const cfg_t *cfg, bool halted,
238238
procs[cpu_idx]->set_mmu_capability(IMPL_MMU_SBARE);
239239
}
240240

241+
procs[cpu_idx]->reset();
242+
241243
cpu_idx++;
242244
}
243245

0 commit comments

Comments
 (0)