Add m-mode, s-mode interrupt test cases using test_model.h MSW and MTIMER clint macros.#435
Closed
dansmathers wants to merge 9 commits intoriscv:devfrom
Closed
Add m-mode, s-mode interrupt test cases using test_model.h MSW and MTIMER clint macros.#435dansmathers wants to merge 9 commits intoriscv:devfrom
dansmathers wants to merge 9 commits intoriscv:devfrom
Conversation
…ation M-mode interrupt test-cases using msw and mtimer clint interrupts Signed-off-by: Dan Smathers <dan.smathers@seagate.com>
Signed-off-by: Dan Smathers <dan.smathers@seagate.com>
Signed-off-by: Dan Smathers <dan.smathers@seagate.com>
requires riscv-software-src/riscv-config#169, riscv-software-src/riscof#106 To include these tests in riscof testlist flow, add Smclint to riscof yaml file, e.g.: spike/spike_isa.yaml: ISA: RV32IMCZicsr_Zifencei_Smclint Signed-off-by: Dan Smathers <dan.smathers@seagate.com>
Coverage checks mcause.int to verify if an interrupt occurred Signed-off-by: Dan Smathers <dan.smathers@seagate.com>
Signed-off-by: Dan Smathers <dan.smathers@seagate.com>
Description of s-mode interrupt testcases Signed-off-by: Dan Smathers <dan.smathers@seagate.com>
s-mode interrupt testcases by delegating CLINT MSW/MTIMER interrupts Signed-off-by: Dan Smathers <dan.smathers@seagate.com>
Signed-off-by: Dan Smathers <dan.smathers@seagate.com>
Collaborator
|
ACT repository have been updated |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Description
Related Issues
To include m-mode interrupt tests in riscof testlist flow, add Smclint to riscof yaml file, e.g.:
spike/spike_isa.yaml:
ISA: RV32IMCZicsr_Zifencei_Smclint
To include s-mode interrupt tests in riscof testlist flow, add Ssclint to riscof yaml file, e.g.:
spike/spike_isa.yaml:
ISA: RV32IMCZicsr_Zifencei_Ssclint
Ratified/Unratified Extensions
List Extensions
Reference Model Used
Mandatory Checklist:
[x ] All tests are compliant with the test-format spec present in this repo ?
[x ] Ran the new tests on RISCOF with SAIL/Spike as reference model successfully ?
[x ] Ran the new tests on RISCOF in coverage mode
[x ] Link to Google-Drive folder containing the new coverage reports (See this for more info):
I had issues with coverage. As you can see in the coverage report, no coverage points on any existing or new tests hit.
https://drive.google.com/drive/folders/153nIRznXwzu7N1rWl9CesqwAXLqwHoEx
Link to PR in RISCV-ISAC from which the reports were generated : < SPECIFY HERE > ???
Changelog entry created with a minor patch
Optional Checklist: