Skip to content

Conversation

@dansmathers
Copy link

@dansmathers dansmathers commented Feb 8, 2024

update CSR_MINTSTATUS, CSR_SINTSTATUS, CSR_UINTSTATUS addresses to read-only csr addresses and add CSR_MINTTHRESH, CSR_SINTTHRESH, CSR_UINTTHRESH csrs.

spec: https://github.com/riscv/riscv-fast-interrupt

FYI @kito-cheng @cmuellner for notifying both LLVM and GCC community

update CSR_MINTSTATUS, CSR_SINTSTATUS, CSR_UINTSTATUS addresses to read-only csr addresses and add CSR_MINTTHRESH, CSR_SINTTHRESH, CSR_UINTTHRESH csrs.

spec: https://github.com/riscv/riscv-fast-interrupt

Signed-off-by: Dan Smathers <[email protected]>
@chihminchao
Copy link
Contributor

the change matches the latest spec
image
image
image

@sobuch
Copy link

sobuch commented Nov 4, 2024

Hi all, user mode interrupts were dropped from CLIC spec in the meantime (riscv/riscv-fast-interrupt@53539a3). That seems more in line with contents in this repository, as all mentions of the N extensions were removed previously (except sedeleg and sideleg CSRs, which should be probably also removed).

Would this patch be accepted, if updated to drop the suclic CSRs?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants