Skip to content

Conversation

@unlsycn
Copy link

@unlsycn unlsycn commented Mar 7, 2025

Related to the Zvma extension draft in SiFive proposal for RISC-V AME extension
Working in progress

Signed-off-by: unlsycn <[email protected]>
@unlsycn unlsycn changed the title add Zvma Extension Add Zvma Extension Mar 7, 2025
Copy link
Member

@aswaterman aswaterman left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I’d prefer for the AME TG to coalesce around a proposal before we merge any one of them into this repo. (Yes, that means I’m blocking a PR for an ISA extension I designed…)

@sequencer
Copy link
Contributor

I’d prefer for the AME TG to coalesce around a proposal before we merge any one of them into this repo. (Yes, that means I’m blocking a PR for an ISA extension I designed…)

Sure, feel free to block it as you wish:) We just place it here, maintaining a patch for the RTL development.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants