We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 4094a32 commit 4bc23c6Copy full SHA for 4bc23c6
CHANGELOG.md
@@ -0,0 +1,22 @@
1
+# Change Log
2
+
3
+All notable changes to this project will be documented in this file.
4
5
+The format is based on [Keep a Changelog](http://keepachangelog.com/)
6
+and this project adheres to [Semantic Versioning](http://semver.org/).
7
8
+## [Unreleased]
9
10
+### Added
11
12
+- Added `riscv32i-unknown-none-elf` target support
13
+- Added user trap setup and handling registers
14
+- Added write methods for the `mip` and `satp` registers
15
+- Added `mideleg` register
16
+- Added Changelog
17
18
+### Changed
19
20
+- Fixed MSRV by restricting the upper bound of `bare-metal` version
21
22
+[Unreleased]: https://github.com/rust-embedded/riscv/compare/v0.5.4...HEAD
0 commit comments