rust-embedded
diff --git a/‎riscv-rt/CHANGELOG.md
Lines changed: 4 additions & 0 deletions b/‎riscv-rt/CHANGELOG.md
Lines changed: 4 additions & 0 deletions
diff --git a/‎riscv-rt/asm.S
Lines changed: 10 additions & 6 deletions b/‎riscv-rt/asm.S
Lines changed: 10 additions & 6 deletions
diff --git a/‎riscv-rt/bin/riscv32i-unknown-none-elf.a
116 Bytes b/‎riscv-rt/bin/riscv32i-unknown-none-elf.a
116 Bytes
diff --git a/‎riscv-rt/bin/riscv32ic-unknown-none-elf.a
116 Bytes b/‎riscv-rt/bin/riscv32ic-unknown-none-elf.a
116 Bytes
diff --git a/‎riscv-rt/bin/riscv32im-unknown-none-elf.a
116 Bytes b/‎riscv-rt/bin/riscv32im-unknown-none-elf.a
116 Bytes
diff --git a/‎riscv-rt/bin/riscv32imc-unknown-none-elf.a
116 Bytes b/‎riscv-rt/bin/riscv32imc-unknown-none-elf.a
116 Bytes
diff --git a/‎riscv-rt/bin/riscv64i-unknown-none-elf.a
164 Bytes b/‎riscv-rt/bin/riscv64i-unknown-none-elf.a
164 Bytes
diff --git a/‎riscv-rt/bin/riscv64ic-unknown-none-elf.a
164 Bytes b/‎riscv-rt/bin/riscv64ic-unknown-none-elf.a
164 Bytes
diff --git a/‎riscv-rt/bin/riscv64im-unknown-none-elf.a
148 Bytes b/‎riscv-rt/bin/riscv64im-unknown-none-elf.a
148 Bytes
diff --git a/‎riscv-rt/bin/riscv64imc-unknown-none-elf.a
148 Bytes b/‎riscv-rt/bin/riscv64imc-unknown-none-elf.a
148 Bytes
@@ -7,6 +7,10 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
 
 ## [Unreleased]
 
+### Added
+
+- Add support to initialize custom interrupt controllers.
+
 ## [v0.7.0] - 2020-03-10
 
 ### Added
 
@@ -113,15 +113,10 @@ _abs_start:
     // Set frame pointer
     add s0, sp, zero
 
-    // Set trap handler
-    la t0, _start_trap
-    csrw mtvec, t0
-
     jal zero, _start_rust
 
     .cfi_endproc
 
-
 /*
     Trap entry point (_start_trap)
 
@@ -130,6 +125,8 @@ _abs_start:
 */
 .section .trap, "ax"
 .global _start_trap
+/* Make it .weak so PAC/HAL can provide their own if needed. */
+.weak _start_trap
 
 _start_trap:
     addi sp, sp, -16*REGBYTES
@@ -174,9 +171,16 @@ _start_trap:
     addi sp, sp, 16*REGBYTES
     mret
 
+.section .text
+.global default_setup_interrupts
+
+default_setup_interrupts:
+    // Set trap handler
+    la t0, _start_trap
+    csrw mtvec, t0
+    ret
 
 /* Make sure there is an abort when linking */
-.section .text
 .globl abort
 abort:
     j abort