We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 98ae3aa commit d75714aCopy full SHA for d75714a
Cargo.toml
@@ -1,6 +1,7 @@
1
[package]
2
name = "riscv"
3
version = "0.8.0"
4
+edition = "2021"
5
rust-version = "1.59"
6
repository = "https://github.com/rust-embedded/riscv"
7
authors = ["The RISC-V Team <[email protected]>"]
src/interrupt.rs
@@ -1,8 +1,8 @@
//! Interrupts
// NOTE: Adapted from cortex-m/src/interrupt.rs
+use crate::register::mstatus;
pub use bare_metal::{CriticalSection, Mutex};
-use register::mstatus;
/// Disables all interrupts
8
#[inline]
src/lib.rs
@@ -15,10 +15,6 @@
15
16
#![no_std]
17
18
-extern crate bare_metal;
19
-extern crate bit_field;
20
-extern crate embedded_hal;
21
-
22
pub mod asm;
23
pub mod delay;
24
pub mod interrupt;
0 commit comments