Skip to content

Add more CPU features supported by the Microsoft Hypervisor #292

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 4 commits into from
Nov 25, 2025
+620 −256
Merged

Add more CPU features supported by the Microsoft Hypervisor #292

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
7c92f89
hv-headers: add more supported CPU features
russell-islam Nov 19, 2025
8880183
mshv-bindings: generate new bindings
russell-islam Nov 20, 2025
bb3bd46
mshv-bindings: generate new bindings
russell-islam Nov 20, 2025
f7d4fbf
mshv-ioctls: enable more CPU features
russell-islam Nov 20, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
21 changes: 18 additions & 3 deletions hv-headers/hvhdk.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1378,6 +1378,7 @@ union hv_partition_processor_xsave_features {
};

#define HV_PARTITION_PROCESSOR_FEATURES_BANKS 2
#define HV_PARTITION_PROCESSOR_FEATURES_RESERVEDBANK1_BITFIELD_COUNT 4


union hv_partition_processor_features {
Expand Down Expand Up @@ -1496,8 +1497,22 @@ union hv_partition_processor_features {
__u64 sve_sha3 : 1;
__u64 sve_sm4 : 1;
__u64 e0_pd : 1;
__u64 gpa3:1;
__u64 apa3_base:1; // ID_AA64ISAR2_EL1.APA3 == 0b0001, Only one APA3 bit may be set at once
__u64 apa3_ep:1; // ID_AA64ISAR2_EL1.APA3 == 0b0010, Only one APA3 bit may be set at once
__u64 apa3_ep2:1; // ID_AA64ISAR2_EL1.APA3 == 0b0011, Only one APA3 bit may be set at once
__u64 apa3_ep2_fp:1; // ID_AA64ISAR2_EL1.APA3 == 0b0100, Only one APA3 bit may be set at once
__u64 apa3_ep2_fpc:1; // ID_AA64ISAR2_EL1.APA3 == 0b0101, Only one APA3 bit may be set at once
__u64 lrcpc3:1; // ID_AA64ISAR1_EL1.LRCPC >= 0b0011
__u64 sme:1; // ID_AA64PFR1_EL1.SME >= 0b0001
__u64 sme_f32_f32:1; // ID_AA64PFR1_EL1.F32F32 >= 0b0001
__u64 sme_b16_f32:1; // ID_AA64PFR1_EL1.B16F32 >= 0b0001
__u64 sme_f16_f32:1; // ID_AA64PFR1_EL1.F16F32 >= 0b0001
__u64 sme_i8_i32:1; // ID_AA64PFR1_EL1.I8I32 >= 0b0001
__u64 sme_f64_f64:1; // ID_AA64PFR1_EL1.F64F64 >= 0b0001
__u64 sme_i16_i64:1; // ID_AA64PFR1_EL1.I16I64 >= 0b0001
/* Remaining reserved bits */
__u64 reserved_bank1 : 18;
__u64 reserved_bank1 : HV_PARTITION_PROCESSOR_FEATURES_RESERVEDBANK1_BITFIELD_COUNT;

} __packed;
#elif defined(__x86_64__)
Expand Down Expand Up @@ -1630,8 +1645,8 @@ union hv_partition_processor_features {
__u64 tsa_l1_no_supported : 1;
__u64 tsa_sq_no_supported : 1;
__u64 lass_support : 1;
/* Remaining reserved bits */
__u64 reserved_bank1 : 2;
__u64 idle_hlt_intercept_support : 1;
__u64 msr_list_support : 1;
} __packed;
#endif
};
Expand Down
Loading