``` Start` Verilog simulation... ../../../rtl/verilog/periph/omsp_led_digits.v:250: warning: @* is sensitive to all 8 words in array 'leds'. ```
