Skip to content

Commit 42ac0f1

Browse files
committed
fmt
1 parent 2811a92 commit 42ac0f1

File tree

2 files changed

+2
-6
lines changed

2 files changed

+2
-6
lines changed

src/gpio.rs

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -780,10 +780,8 @@ macro_rules! gpio_trait {
780780
fn foo(x: crate::pac::gpioa::RegisterBlock, n: u8) {
781781
x.bsrr().write(|w| w.br(n).set_bit());
782782
x.odr().read().odr(n).is_low();
783-
784783
}
785784

786-
787785
/// Implement `private::{Moder, Ospeedr, Otyper, Pupdr}` traits for each opaque register structs
788786
macro_rules! r_trait {
789787
(

src/i2c.rs

Lines changed: 2 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -378,8 +378,7 @@ where
378378
self.i2c.cr2().modify(|_, w| {
379379
if i == 0 {
380380
w.add10().bit7();
381-
w.sadd()
382-
.set(u16::from(crate::unwrap!(addr.checked_shl(1))));
381+
w.sadd().set(u16::from(crate::unwrap!(addr.checked_shl(1))));
383382
w.rd_wrn().write();
384383
w.start().start();
385384
}
@@ -420,8 +419,7 @@ where
420419
self.i2c.cr2().modify(|_, w| {
421420
if i == 0 {
422421
w.add10().bit7();
423-
w.sadd()
424-
.set(u16::from(crate::unwrap!(addr.checked_shl(1))));
422+
w.sadd().set(u16::from(crate::unwrap!(addr.checked_shl(1))));
425423
w.rd_wrn().read();
426424
w.start().start();
427425
}

0 commit comments

Comments
 (0)