Skip to content

Commit 5636ac8

Browse files
committed
more fix AStyle
1 parent d655fb0 commit 5636ac8

File tree

1 file changed

+4
-6
lines changed

1 file changed

+4
-6
lines changed

variants/STM32WLxx/WL54CCU_WL55CCU_WLE4C(8-B-C)U_WLE5C(8-B-C)U/variant_GENERIC_NODE.cpp

Lines changed: 4 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -78,23 +78,21 @@ WEAK void SystemClock_Config(void)
7878
RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
7979
RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
8080
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
81-
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
82-
{
81+
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
8382
Error_Handler();
8483
}
8584
/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
8685
*/
8786
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
88-
|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
89-
|RCC_CLOCKTYPE_PCLK2;
87+
|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
88+
|RCC_CLOCKTYPE_PCLK2;
9089
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
9190
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
9291
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
9392
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
9493
RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
9594

96-
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
97-
{
95+
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK){
9896
Error_Handler();
9997
}
10098
}

0 commit comments

Comments
 (0)