File tree Expand file tree Collapse file tree 5 files changed +31
-7
lines changed
system/Drivers/CMSIS/Device/ST
Source/Templates/gcc/linker Expand file tree Collapse file tree 5 files changed +31
-7
lines changed Original file line number Diff line number Diff line change @@ -4054,9 +4054,9 @@ typedef struct
4054
4054
#define FLASH_ACR_LATENCY_Pos (0U)
4055
4055
#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
4056
4056
#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< Latency */
4057
- #define FLASH_ACR_LATENCY_0 (0x1U << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
4058
- #define FLASH_ACR_LATENCY_1 (0x2U << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
4059
- #define FLASH_ACR_LATENCY_2 (0x4U << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
4057
+ #define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
4058
+ #define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
4059
+ #define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
4060
4060
#define FLASH_ACR_PRFTEN_Pos (8U)
4061
4061
#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */
4062
4062
#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk /*!< Prefetch enable */
Original file line number Diff line number Diff line change 69
69
* @brief CMSIS Device version number
70
70
*/
71
71
#define __STM32WBxx_CMSIS_VERSION_MAIN (0x01U) /*!< [31:24] main version */
72
- #define __STM32WBxx_CMSIS_VERSION_SUB1 (0x00U ) /*!< [23:16] sub1 version */
72
+ #define __STM32WBxx_CMSIS_VERSION_SUB1 (0x01U ) /*!< [23:16] sub1 version */
73
73
#define __STM32WBxx_CMSIS_VERSION_SUB2 (0x00U) /*!< [15:8] sub2 version */
74
74
#define __STM32WBxx_CMSIS_VERSION_RC (0x00U) /*!< [7:0] release candidate */
75
75
#define __STM32WBxx_CMSIS_DEVICE_VERSION ((__STM32WBxx_CMSIS_VERSION_MAIN << 24)\
Original file line number Diff line number Diff line change @@ -48,9 +48,33 @@ <h1 id="purpose">Purpose</h1>
48
48
< div class ="col-sm-12 col-lg-8 ">
49
49
< h1 id ="update-history "> Update History</ h1 >
50
50
< div class ="collapse ">
51
- < input type ="checkbox " id ="collapse-section4 " checked aria-hidden ="true "> < label for ="collapse-section4 " aria-hidden ="true "> V1.0 .0 / 06-February -2019</ label >
51
+ < input type ="checkbox " id ="collapse-section2 " checked aria-hidden ="true "> < label for ="collapse-section2 " aria-hidden ="true "> V1.1 .0 / 05-April -2019</ label >
52
52
< div >
53
53
< h2 id ="main-changes "> Main Changes</ h2 >
54
+ < h3 id ="maintenance-release "> Maintenance release</ h3 >
55
+ < p > Maintenance release for < strong > STM32WBxx</ strong > devices (stm32wb55xx devices)</ p >
56
+ < table >
57
+ < caption > Fixed bugs list</ caption >
58
+ < thead >
59
+ < tr class ="header ">
60
+ < th > Headline</ th >
61
+ </ tr >
62
+ </ thead >
63
+ < tbody >
64
+ < tr class ="odd ">
65
+ < td > Correct GCC linker file: Set available size of RAM1 to 192K - 4 instead of 191K.</ td >
66
+ </ tr >
67
+ < tr class ="even ">
68
+ < td > Set FLASH_ACR_LATENCY_x as uint32_t (UL instead of U).</ td >
69
+ </ tr >
70
+ </ tbody >
71
+ </ table >
72
+ </ div >
73
+ </ div >
74
+ < div class ="collapse ">
75
+ < input type ="checkbox " id ="collapse-section1 " aria-hidden ="true "> < label for ="collapse-section1 " aria-hidden ="true "> V1.0.0 / 06-February-2019</ label >
76
+ < div >
77
+ < h2 id ="main-changes-1 "> Main Changes</ h2 >
54
78
< h3 id ="first-release "> First release</ h3 >
55
79
< p > Add support of STM32WB55xx.</ p >
56
80
</ div >
Original file line number Diff line number Diff line change @@ -56,7 +56,7 @@ _Min_Stack_Size = 0x1000; /* required amount of stack */
56
56
MEMORY
57
57
{
58
58
FLASH (rx ) : ORIGIN = 0x08000000, LENGTH = 512K
59
- RAM1 (xrw ) : ORIGIN = 0x20000004, LENGTH = 191K
59
+ RAM1 (xrw ) : ORIGIN = 0x20000004, LENGTH = 0x2FFFC
60
60
RAM_SHARED (xrw ) : ORIGIN = 0x20030000, LENGTH = 10K
61
61
}
62
62
Original file line number Diff line number Diff line change 11
11
* STM32L0: 1.9.0
12
12
* STM32L1: 2.3.0
13
13
* STM32L4: 1.5.1
14
- * STM32WB: 1.0 .0
14
+ * STM32WB: 1.1 .0
15
15
16
16
Release notes of each STM32YYxx CMSIS available here:
17
17
You can’t perform that action at this time.
0 commit comments