Matrix multiplication on multiple Nios II cores
-
Updated
Feb 12, 2020 - C
Matrix multiplication on multiple Nios II cores
A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)
FPGA SOC Mario NES in SystemVerilog. Built on a DE-10 Lite FPGA, synthesized in Quartus Prime 18.1
Various VGA video output projects on the NIOS II processor
A Deep Neural Network-inference accelerator is created in hardware. The codes for hardware is written in System Verilog. The hardware module is interfaced with NIOS computer system, thus this hardware acts as a peripheral to the computer system. The driver code to interface the hardware is written in C. Speedup compard to software is 400 times.
Design MMU for socfpga-linux 4.11. Test with Altera DE2-115.
SHA-1 implementation on Nios II soft-core processor with C and SystemVerilog.
SoC and Embedded Linux
Trivia game programmed in Assembly using NIOS II instruction set - FINISHED BETA TESTING - VERSION 1.00 RELEASED!
Hardware Description Languages
Code from FPGA programming with the Altera Nios II
A compiler for a custom made language to control robots.
Add a description, image, and links to the nios2 topic page so that developers can more easily learn about it.
To associate your repository with the nios2 topic, visit your repo's landing page and select "manage topics."