Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion cmake/llvm-hash.txt
Original file line number Diff line number Diff line change
@@ -1 +1 @@
ffe3129e9bdc146ee4d91e849173d1c64b1ae974
1188b1ff7b956cb65d8ddda5f1e56c432f1a57c7
5 changes: 4 additions & 1 deletion include/triton/Dialect/Triton/IR/TritonOps.td
Original file line number Diff line number Diff line change
Expand Up @@ -1055,7 +1055,10 @@ def CallOp : TT_Op<"call", [CallOpInterface, /*MemRefsNormalizable, */DeclareOpI
```
}];

let arguments = (ins FlatSymbolRefAttr:$callee, Variadic<AnyType>:$operands);
let arguments = (ins FlatSymbolRefAttr:$callee,
Variadic<AnyType>:$operands,
OptionalAttr<DictArrayAttr>:$arg_attrs,
OptionalAttr<DictArrayAttr>:$res_attrs);
let results = (outs Variadic<AnyType>);

let builders = [
Expand Down
2 changes: 1 addition & 1 deletion lib/Dialect/Triton/IR/Ops.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -922,7 +922,7 @@ void FuncOp::build(OpBuilder &builder, OperationState &state, StringRef name,
if (argAttrs.empty())
return;
assert(type.getNumInputs() == argAttrs.size());
function_interface_impl::addArgAndResultAttrs(
call_interface_impl::addArgAndResultAttrs(
builder, state, argAttrs, /*resultAttrs=*/std::nullopt,
getArgAttrsAttrName(state.name), getResAttrsAttrName(state.name));
}
Expand Down
8 changes: 4 additions & 4 deletions test/Conversion/amd/async_ops_to_llvm.mlir
Original file line number Diff line number Diff line change
Expand Up @@ -83,16 +83,16 @@ module attributes {"ttg.num-ctas" = 1 : i32, "ttg.num-warps" = 4 : i32, ttg.shar
%arg1: i32 {tt.divisibility = 16 : i32},
%arg2: !ttg.memdesc<32x64xf16, #shared, #smem, mutable>) {
// The waitcnt stores all counters in one i32 bits 15:14 and 3:0 store the vmcnt we have to wait on
// CHECK: rocdl.waitcnt -49168
// CHECK: rocdl.s.waitcnt -49168
// CHECK: rocdl.barrier
ttg.async_wait {num = 0 : i32}
// CHECK: rocdl.waitcnt -49167
// CHECK: rocdl.s.waitcnt -49167
// CHECK: rocdl.barrier
ttg.async_wait {num = 1 : i32}
// CHECK: rocdl.waitcnt -2
// CHECK: rocdl.s.waitcnt -2
// CHECK: rocdl.barrier
ttg.async_wait {num = 62 : i32}
// CHECK: rocdl.waitcnt -1
// CHECK: rocdl.s.waitcnt -1
// CHECK: rocdl.barrier
ttg.async_wait {num = 63 : i32}
tt.return
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -1682,7 +1682,7 @@ struct AsyncWaitOpConversion : public ConvertOpToLLVMPattern<AsyncWaitOp> {
unsigned otherCnts = ~0xC00F; // C00F has bits 15:14 and 3:0 set
unsigned waitValue = lowBits | highBits | otherCnts;

rewriter.create<ROCDL::WaitcntOp>(loc, waitValue);
rewriter.create<ROCDL::SWaitcntOp>(loc, waitValue);

// Drop the result AsyncToken
rewriter.replaceOp(op, b.i32_val(0));
Expand Down
Loading