cpu: conv: enable f32:f32:x8 and bf16:bf16:x8 in conv and deconv #3705
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
github-actions
bot
added
component:tests
asztukow
force-pushed
the
asztukow/conv-f32f32x8-bf16bf16x8
branch
from
0783cf2 to
be11df3
Compare
asztukow
force-pushed
the
asztukow/conv-f32f32x8-bf16bf16x8
branch
from
be11df3 to
df0cabe
Compare
dzarukin
approved these changes
Aug 20, 2025
tczeszun
approved these changes
Aug 25, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This PR adds support for f32:f32:u8, f32:f32:s8, bf16:bf16:u8 and bf16:bf16:s8 data types configurations in convolution and deconvolution.
Addresses MFDNN-7683