Skip to content

Divide #109

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
s-hfarooq wants to merge 68 commits into
base: main
Choose a base branch
from
Open

Divide #109

s-hfarooq wants to merge 68 commits into from

Conversation

@s-hfarooq
Copy link

@s-hfarooq s-hfarooq commented Nov 16, 2022 •
edited
Loading

Adding missing vector divide instructions

hfaroo9 and others added 30 commits September 27, 2022 12:03
Trying to simulate
832ef96
Adding vproc_config.sv
d2d7abc
tb works for 498(?)
3b83823
@spenserwenhe
Added div types and decoder logic, implemented most of vproc_div_bloc…
ff6d7af 
…k.sv
@s-hfarooq
Create main.yml
eddbecd
@s-hfarooq
Update default.yml
d3f074b 
Removed cv32e40x
@WeustiS
added DIV in config.mk and vprov_pkg
3c40928
@spenserwenhe
Added signed div ops signals to decode, instantiated div_block in div
2377ab7
@spenserwenhe
Added input formatting for divider for different VSEW values, includi…
0f54a4f 
…ng signs
@spenserwenhe
Initial divider used by vproc_div_block.sv
294c1d7
@spenserwenhe
Added support to choose div or mod in div_block
ce27649
@spenserwenhe
Changed vproc_div_block to do signed div/mod
a7abbc6
@WeustiS
Merge branch 'divide' of https://github.com/s-hfarooq/vicuna into divide
d4f1024
@WeustiS
vector division pipelining
07fb611
@WeustiS
divider support w/ 2 op
2967416
@WeustiS
divider support
a788f01
@spenserwenhe
Added divide by zero handling
f144dba
@spenserwenhe
Added division overflow handling
6278d98
syntax fixes
0629502
@s-hfarooq
Update default.yml
e30aea0
successful compilation
dd346a0
back to
68393a0
@s-hfarooq
Update default.yml
d56efdd
@s-hfarooq
Update default.yml
5a24090
default case
3612aea
Merge branch 'divide' of https://github.com/s-hfarooq/vicuna into divide
78cb456
@s-hfarooq
Update vproc_tb.sv
ebade29
@s-hfarooq
Update vproc_tb.sv
03eabd2
@spenserwenhe
Fixed linting
334ef30
@spenserwenhe
fixed linting again
40793bc
WeustiS and others added 26 commits November 3, 2022 00:50
@WeustiS
fix sigext and tests
ef7f488
@WeustiS
pls
fdfe64a
@WeustiS
& is not &&
95ae9a6
@WeustiS
🚑
d58f773
@WeustiS
rm exp
2d13475
@WeustiS
only compact config
b95cf9d
@WeustiS
pls
cc3ca75
@WeustiS
add edge cases back
3c29d7d
@WeustiS
add vmul for behavior comparison
be85c4f
@WeustiS
seperate div and mul for comparison
b02b40d
@WeustiS
add div buffering
f5e89f8
@WeustiS
add all div tests
83104c9
@WeustiS
fixed python negative integer division floor-ing instead of zero-ing
61698e4
@WeustiS
sign extend 32b calculations to 33b to prevent unsigned 32b div/rem t…
8fc31a4 
…o think it is signed and negative
@WeustiS
fixed typo for 16b sigext
6deacdf
@WeustiS
fix mod/div behavior state to 2 instead of 3
4fd57f3
@WeustiS
fix negative remainder behavior in python test generator
91beab6
@WeustiS
fix linting
abc4e3a
@WeustiS
run all tests
7242264
@s-hfarooq
Update Makefile
9cc7bc0
@s-hfarooq
Update Makefile
873625d
@WeustiS
move div to default op width
d214747
@WeustiS
fix splattered op widths for div
90ef833
@WeustiS
fix splattered op widths for div
e2384fb
@s-hfarooq
trying new makefile
c02ecdb
@s-hfarooq
Update Makefile
c0a91b9
@s-hfarooq s-hfarooq closed this Nov 16, 2022
@s-hfarooq s-hfarooq reopened this Nov 16, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

3 participants

@s-hfarooq @spenserwenhe @WeustiS