Repository for synthesis scripts for Xilinx FPGA targets.
Directory Structure: '/rtl' - systemverilog design and submodules for Vicuna2.0 and all submodules '/synth_scripts' - scripts to perform synthesis and set correct environment variables based on selected architecture.