Skip to content

v1.0.0-final

Latest

Choose a tag to compare

@vrm-lab vrm-lab released this 30 Jan 00:57
· 7 commits to main since this release
9a02110
Revise README for Gain Module FPGA project

Updated project title and expanded README content with detailed descriptions of the gain module's functionality, architecture, data format, latency, control interface, verification, and project status.