@@ -68,8 +68,13 @@ status_t FLEXIO_MCULCD_Init(FLEXIO_MCULCD_Type *base, flexio_mculcd_config_t *co
68
68
69
69
if (kStatus_Success == status )
70
70
{
71
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
71
72
base -> setCSPin (true);
72
73
base -> setRSPin (true);
74
+ #else
75
+ base -> setCSPin (true, base -> userData );
76
+ base -> setRSPin (true, base -> userData );
77
+ #endif
73
78
}
74
79
75
80
return status ;
@@ -751,13 +756,22 @@ void FLEXIO_MCULCD_WriteCommandBlocking(FLEXIO_MCULCD_Type *base, uint32_t comma
751
756
{
752
757
FLEXIO_Type * flexioBase = base -> flexioBase ;
753
758
759
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
754
760
/* De-assert the RS pin. */
755
761
base -> setRSPin (false);
762
+ #else
763
+ /* De-assert the RS pin. */
764
+ base -> setRSPin (false, base -> userData );
765
+ #endif
756
766
757
767
/* For 6800, de-assert the RDWR pin. */
758
768
if (kFLEXIO_MCULCD_6800 == base -> busType )
759
769
{
770
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
760
771
base -> setRDWRPin (false);
772
+ #else
773
+ base -> setRDWRPin (false, base -> userData );
774
+ #endif
761
775
}
762
776
763
777
/* Configure the timer and TX shifter. */
@@ -774,12 +788,22 @@ void FLEXIO_MCULCD_WriteCommandBlocking(FLEXIO_MCULCD_Type *base, uint32_t comma
774
788
/* Stop the timer and TX shifter. */
775
789
FLEXIO_MCULCD_ClearSingleBeatWriteConfig (base );
776
790
791
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
777
792
/* Assert the RS pin. */
778
793
base -> setRSPin (true);
794
+ #else
795
+ /* Assert the RS pin. */
796
+ base -> setRSPin (true, base -> userData );
797
+ #endif
798
+
779
799
/* For 6800, assert the RDWR pin. */
780
800
if (kFLEXIO_MCULCD_6800 == base -> busType )
781
801
{
802
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
782
803
base -> setRDWRPin (true);
804
+ #else
805
+ base -> setRDWRPin (true, base -> userData );
806
+ #endif
783
807
}
784
808
}
785
809
@@ -804,12 +828,21 @@ void FLEXIO_MCULCD_WriteDataArrayBlocking(FLEXIO_MCULCD_Type *base, const void *
804
828
#endif
805
829
FLEXIO_Type * flexioBase = base -> flexioBase ;
806
830
831
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
807
832
/* Assert the RS pin. */
808
833
base -> setRSPin (true);
834
+ #else
835
+ /* Assert the RS pin. */
836
+ base -> setRSPin (true, base -> userData );
837
+ #endif
809
838
/* For 6800, de-assert the RDWR pin. */
810
839
if (kFLEXIO_MCULCD_6800 == base -> busType )
811
840
{
841
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
812
842
base -> setRDWRPin (false);
843
+ #else
844
+ base -> setRDWRPin (false, base -> userData );
845
+ #endif
813
846
}
814
847
815
848
/* Configure the timer and TX shifter. */
@@ -876,12 +909,21 @@ void FLEXIO_MCULCD_ReadDataArrayBlocking(FLEXIO_MCULCD_Type *base, void *data, s
876
909
#endif
877
910
FLEXIO_Type * flexioBase = base -> flexioBase ;
878
911
912
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
879
913
/* Assert the RS pin. */
880
914
base -> setRSPin (true);
915
+ #else
916
+ /* Assert the RS pin. */
917
+ base -> setRSPin (true, base -> userData );
918
+ #endif
881
919
/* For 6800, de-assert the RDWR pin. */
882
920
if (kFLEXIO_MCULCD_6800 == base -> busType )
883
921
{
922
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
884
923
base -> setRDWRPin (false);
924
+ #else
925
+ base -> setRDWRPin (false, base -> userData );
926
+ #endif
885
927
}
886
928
887
929
/* Enable the timer and RX shifter. */
@@ -952,12 +994,21 @@ void FLEXIO_MCULCD_WriteSameValueBlocking(FLEXIO_MCULCD_Type *base, uint32_t sam
952
994
size /= 2U ;
953
995
#endif
954
996
997
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
955
998
/* Assert the RS pin. */
956
999
base -> setRSPin (true);
1000
+ #else
1001
+ /* Assert the RS pin. */
1002
+ base -> setRSPin (true, base -> userData );
1003
+ #endif
957
1004
/* For 6800, de-assert the RDWR pin. */
958
1005
if (kFLEXIO_MCULCD_6800 == base -> busType )
959
1006
{
1007
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
960
1008
base -> setRDWRPin (false);
1009
+ #else
1010
+ base -> setRDWRPin (false, base -> userData );
1011
+ #endif
961
1012
}
962
1013
963
1014
/* Configure the timer and TX shifter. */
@@ -1133,7 +1184,11 @@ status_t FLEXIO_MCULCD_TransferNonBlocking(FLEXIO_MCULCD_Type *base,
1133
1184
/* For 6800, assert the RDWR pin. */
1134
1185
if (kFLEXIO_MCULCD_6800 == base -> busType )
1135
1186
{
1187
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
1136
1188
base -> setRDWRPin (true);
1189
+ #else
1190
+ base -> setRDWRPin (true, base -> userData );
1191
+ #endif
1137
1192
}
1138
1193
FLEXIO_MCULCD_SetSingleBeatReadConfig (base );
1139
1194
FLEXIO_MCULCD_EnableInterrupts (base , (uint32_t )kFLEXIO_MCULCD_RxFullInterruptEnable );
@@ -1143,8 +1198,12 @@ status_t FLEXIO_MCULCD_TransferNonBlocking(FLEXIO_MCULCD_Type *base,
1143
1198
/* For 6800, de-assert the RDWR pin. */
1144
1199
if (kFLEXIO_MCULCD_6800 == base -> busType )
1145
1200
{
1201
+ #if FLEXIO_MCULCD_LEGACY_GPIO_FUNC
1146
1202
base -> setRDWRPin (false);
1147
- }
1203
+ #else
1204
+ base -> setRDWRPin (false, base -> userData );
1205
+ #endif
1206
+ }
1148
1207
FLEXIO_MCULCD_SetSingleBeatWriteConfig (base );
1149
1208
FLEXIO_MCULCD_EnableInterrupts (base , (uint32_t )kFLEXIO_MCULCD_TxEmptyInterruptEnable );
1150
1209
}
@@ -1331,4 +1390,4 @@ void FLEXIO_MCULCD_TransferHandleIRQ(void *base, void *handle)
1331
1390
statusFlags = FLEXIO_MCULCD_GetStatusFlags (flexioLcdMcuBase );
1332
1391
}
1333
1392
}
1334
- }
1393
+ }
0 commit comments