We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c52ced1 commit 8167945Copy full SHA for 8167945
dts/riscv/telink/telink_b91.dtsi
@@ -19,11 +19,13 @@
19
cpus {
20
#address-cells = <1>;
21
#size-cells = <0>;
22
+
23
cpu0: cpu@0 {
24
reg = <0>;
25
clock-frequency = <24000000>;
- compatible ="telink,b91", "riscv";
26
+ compatible = "telink,b91", "riscv";
27
riscv,isa = "rv32imac_zicsr_zifencei";
28
29
hlic: interrupt-controller {
30
compatible = "riscv,cpu-intc";
31
#address-cells = <0>;
@@ -218,11 +220,11 @@
218
220
pinctrl: pinctrl@80140330 {
219
221
compatible = "telink,b91-pinctrl";
222
reg = <0x80140330 0x28
- 0x80140306 0x28
- 0x0000000e 0x0C>;
223
+ 0x80140306 0x28
224
+ 0x0000000e 0x0C>;
225
reg-names = "pin_mux",
- "gpio_en",
- "pull_up_en";
226
+ "gpio_en",
227
+ "pull_up_en";
228
status = "okay";
229
};
230
0 commit comments