We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent d864ca2 commit 2655b34Copy full SHA for 2655b34
dts/arm/st/h7/stm32h7a3.dtsi
@@ -19,6 +19,15 @@
19
dma-requests= <111>;
20
};
21
22
+ ltdc: display-controller@50001000 {
23
+ compatible = "st,stm32-ltdc";
24
+ reg = <0x50001000 0x200>;
25
+ interrupts = <88 0>, <89 0>;
26
+ interrupt-names = "ltdc", "ltdc_er";
27
+ clocks = <&rcc STM32_CLOCK_BUS_APB3 0x000000008>;
28
+ label = "LTDC";
29
+ status = "disabled";
30
+ };
31
32
33
/* System data RAM accessible over AXI bus: AXI SRAM1 in CD domain */
0 commit comments