|
75 | 75 | #mbox-cells = <1>;
|
76 | 76 | };
|
77 | 77 |
|
78 |
| - main_i2c0: i2c@20000000 { |
79 |
| - compatible = "ti,omap-i2c"; |
80 |
| - reg = <0x20000000 0x100>; |
81 |
| - interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>; |
82 |
| - interrupt-parent = <&gic>; |
83 |
| - clock-frequency = <100000>; |
84 |
| - #address-cells = <1>; |
85 |
| - #size-cells = <0>; |
86 |
| - status = "disabled"; |
87 |
| - }; |
88 |
| - |
89 |
| - main_i2c1: i2c@20010000 { |
90 |
| - compatible = "ti,omap-i2c"; |
91 |
| - reg = <0x20010000 0x100>; |
92 |
| - interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>; |
93 |
| - interrupt-parent = <&gic>; |
94 |
| - clock-frequency = <100000>; |
95 |
| - #address-cells = <1>; |
96 |
| - #size-cells = <0>; |
97 |
| - status = "disabled"; |
98 |
| - }; |
99 |
| - |
100 |
| - main_i2c2: i2c@20020000 { |
101 |
| - compatible = "ti,omap-i2c"; |
102 |
| - reg = <0x20020000 0x100>; |
103 |
| - interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>; |
104 |
| - interrupt-parent = <&gic>; |
105 |
| - clock-frequency = <100000>; |
106 |
| - #address-cells = <1>; |
107 |
| - #size-cells = <0>; |
108 |
| - status = "disabled"; |
109 |
| - }; |
110 |
| - |
111 |
| - main_i2c3: i2c@20030000 { |
112 |
| - compatible = "ti,omap-i2c"; |
113 |
| - reg = <0x20030000 0x100>; |
114 |
| - interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>; |
115 |
| - interrupt-parent = <&gic>; |
116 |
| - clock-frequency = <100000>; |
117 |
| - #address-cells = <1>; |
118 |
| - #size-cells = <0>; |
119 |
| - status = "disabled"; |
120 |
| - }; |
121 |
| - |
122 | 78 | main_gpio0: gpio@600000 {
|
123 | 79 | compatible = "ti,davinci-gpio";
|
124 | 80 | reg = <0x00600000 0x100>;
|
|
174 | 130 | interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
|
175 | 131 | interrupt-parent = <&gic>;
|
176 | 132 | };
|
| 133 | + |
| 134 | +&main_i2c0 { |
| 135 | + interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>; |
| 136 | + interrupt-parent = <&gic>; |
| 137 | +}; |
| 138 | + |
| 139 | +&main_i2c1 { |
| 140 | + interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>; |
| 141 | + interrupt-parent = <&gic>; |
| 142 | +}; |
| 143 | + |
| 144 | +&main_i2c2 { |
| 145 | + interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>; |
| 146 | + interrupt-parent = <&gic>; |
| 147 | +}; |
| 148 | + |
| 149 | +&main_i2c3 { |
| 150 | + interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>; |
| 151 | + interrupt-parent = <&gic>; |
| 152 | +}; |
0 commit comments