We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1a47e3a commit 5d19219Copy full SHA for 5d19219
dts/arm/st/h7/stm32h743.dtsi
@@ -32,6 +32,16 @@
32
status = "disabled";
33
label= "OTG_FS";
34
};
35
+
36
+ ltdc: display-controller@50001000 {
37
+ compatible = "st,stm32-ltdc";
38
+ reg = <0x50001000 0x200>;
39
+ interrupts = <88 0>, <89 0>;
40
+ interrupt-names = "ltdc", "ltdc_er";
41
+ clocks = <&rcc STM32_CLOCK_BUS_APB3 0x000000008>;
42
+ status = "disabled";
43
+ label = "LTDC";
44
+ };
45
46
47
/* System data RAM accessible over AXI bus: AXI SRAM in D1 domain */
0 commit comments