|
561 | 561 | #size-cells = <0>; |
562 | 562 | rx-delay-supported; |
563 | 563 | rx-delay = <1>; |
| 564 | + nordic,clockpin-enable = <NRF_FUN_SPIM_SCK>, |
| 565 | + <NRF_FUN_SPIS_SCK>; |
564 | 566 | }; |
565 | 567 |
|
566 | 568 | uart120: uart@8e6000 { |
|
582 | 584 | #size-cells = <0>; |
583 | 585 | rx-delay-supported; |
584 | 586 | rx-delay = <1>; |
| 587 | + nordic,clockpin-enable = <NRF_FUN_SPIM_SCK>, |
| 588 | + <NRF_FUN_SPIS_SCK>; |
585 | 589 | }; |
586 | 590 |
|
587 | 591 | cpuppr_vpr: vpr@908000 { |
|
833 | 837 | easydma-maxcnt-bits = <15>; |
834 | 838 | #address-cells = <1>; |
835 | 839 | #size-cells = <0>; |
| 840 | + nordic,clockpin-enable = <NRF_FUN_TWIM_SDA>, |
| 841 | + <NRF_FUN_TWIM_SCL>; |
836 | 842 | }; |
837 | 843 |
|
838 | 844 | spi130: spi@9a5000 { |
|
846 | 852 | #size-cells = <0>; |
847 | 853 | rx-delay-supported; |
848 | 854 | rx-delay = <1>; |
| 855 | + nordic,clockpin-enable = <NRF_FUN_SPIM_MOSI>, |
| 856 | + <NRF_FUN_SPIM_SCK>, |
| 857 | + <NRF_FUN_SPIS_MISO>, |
| 858 | + <NRF_FUN_SPIS_SCK>; |
849 | 859 | }; |
850 | 860 |
|
851 | 861 | uart130: uart@9a5000 { |
852 | 862 | compatible = "nordic,nrf-uarte"; |
853 | 863 | reg = <0x9a5000 0x1000>; |
854 | 864 | status = "disabled"; |
855 | 865 | interrupts = <421 NRF_DEFAULT_IRQ_PRIORITY>; |
| 866 | + nordic,clockpin-enable = <NRF_FUN_UART_TX>; |
856 | 867 | }; |
857 | 868 |
|
858 | 869 | i2c131: i2c@9a6000 { |
|
863 | 874 | easydma-maxcnt-bits = <15>; |
864 | 875 | #address-cells = <1>; |
865 | 876 | #size-cells = <0>; |
| 877 | + nordic,clockpin-enable = <NRF_FUN_TWIM_SDA>, |
| 878 | + <NRF_FUN_TWIM_SCL>; |
866 | 879 | }; |
867 | 880 |
|
868 | 881 | spi131: spi@9a6000 { |
|
876 | 889 | #size-cells = <0>; |
877 | 890 | rx-delay-supported; |
878 | 891 | rx-delay = <1>; |
| 892 | + nordic,clockpin-enable = <NRF_FUN_SPIM_MOSI>, |
| 893 | + <NRF_FUN_SPIM_SCK>, |
| 894 | + <NRF_FUN_SPIS_MISO>, |
| 895 | + <NRF_FUN_SPIS_SCK>; |
879 | 896 | }; |
880 | 897 |
|
881 | 898 | uart131: uart@9a6000 { |
882 | 899 | compatible = "nordic,nrf-uarte"; |
883 | 900 | reg = <0x9a6000 0x1000>; |
884 | 901 | status = "disabled"; |
885 | 902 | interrupts = <422 NRF_DEFAULT_IRQ_PRIORITY>; |
| 903 | + nordic,clockpin-enable = <NRF_FUN_UART_TX>; |
886 | 904 | }; |
887 | 905 |
|
888 | 906 | dppic134: dppic@9b1000 { |
|
927 | 945 | easydma-maxcnt-bits = <15>; |
928 | 946 | #address-cells = <1>; |
929 | 947 | #size-cells = <0>; |
| 948 | + nordic,clockpin-enable = <NRF_FUN_TWIM_SDA>, |
| 949 | + <NRF_FUN_TWIM_SCL>; |
930 | 950 | }; |
931 | 951 |
|
932 | 952 | spi132: spi@9b5000 { |
|
940 | 960 | #size-cells = <0>; |
941 | 961 | rx-delay-supported; |
942 | 962 | rx-delay = <1>; |
| 963 | + nordic,clockpin-enable = <NRF_FUN_SPIM_MOSI>, |
| 964 | + <NRF_FUN_SPIM_SCK>, |
| 965 | + <NRF_FUN_SPIS_MISO>, |
| 966 | + <NRF_FUN_SPIS_SCK>; |
943 | 967 | }; |
944 | 968 |
|
945 | 969 | uart132: uart@9b5000 { |
946 | 970 | compatible = "nordic,nrf-uarte"; |
947 | 971 | reg = <0x9b5000 0x1000>; |
948 | 972 | status = "disabled"; |
949 | 973 | interrupts = <437 NRF_DEFAULT_IRQ_PRIORITY>; |
| 974 | + nordic,clockpin-enable = <NRF_FUN_UART_TX>; |
950 | 975 | }; |
951 | 976 |
|
952 | 977 | i2c133: i2c@9b6000 { |
|
957 | 982 | easydma-maxcnt-bits = <15>; |
958 | 983 | #address-cells = <1>; |
959 | 984 | #size-cells = <0>; |
| 985 | + nordic,clockpin-enable = <NRF_FUN_TWIM_SDA>, |
| 986 | + <NRF_FUN_TWIM_SCL>; |
960 | 987 | }; |
961 | 988 |
|
962 | 989 | spi133: spi@9b6000 { |
|
970 | 997 | #size-cells = <0>; |
971 | 998 | rx-delay-supported; |
972 | 999 | rx-delay = <1>; |
| 1000 | + nordic,clockpin-enable = <NRF_FUN_SPIM_MOSI>, |
| 1001 | + <NRF_FUN_SPIM_SCK>, |
| 1002 | + <NRF_FUN_SPIS_MISO>, |
| 1003 | + <NRF_FUN_SPIS_SCK>; |
973 | 1004 | }; |
974 | 1005 |
|
975 | 1006 | uart133: uart@9b6000 { |
976 | 1007 | compatible = "nordic,nrf-uarte"; |
977 | 1008 | reg = <0x9b6000 0x1000>; |
978 | 1009 | status = "disabled"; |
979 | 1010 | interrupts = <438 NRF_DEFAULT_IRQ_PRIORITY>; |
| 1011 | + nordic,clockpin-enable = <NRF_FUN_UART_TX>; |
980 | 1012 | }; |
981 | 1013 |
|
982 | 1014 | dppic135: dppic@9c1000 { |
|
1021 | 1053 | easydma-maxcnt-bits = <15>; |
1022 | 1054 | #address-cells = <1>; |
1023 | 1055 | #size-cells = <0>; |
| 1056 | + nordic,clockpin-enable = <NRF_FUN_TWIM_SDA>, |
| 1057 | + <NRF_FUN_TWIM_SCL>; |
1024 | 1058 | }; |
1025 | 1059 |
|
1026 | 1060 | spi134: spi@9c5000 { |
|
1034 | 1068 | #size-cells = <0>; |
1035 | 1069 | rx-delay-supported; |
1036 | 1070 | rx-delay = <1>; |
| 1071 | + nordic,clockpin-enable = <NRF_FUN_SPIM_MOSI>, |
| 1072 | + <NRF_FUN_SPIM_SCK>, |
| 1073 | + <NRF_FUN_SPIS_MISO>, |
| 1074 | + <NRF_FUN_SPIS_SCK>; |
1037 | 1075 | }; |
1038 | 1076 |
|
1039 | 1077 | uart134: uart@9c5000 { |
1040 | 1078 | compatible = "nordic,nrf-uarte"; |
1041 | 1079 | reg = <0x9c5000 0x1000>; |
1042 | 1080 | status = "disabled"; |
1043 | 1081 | interrupts = <453 NRF_DEFAULT_IRQ_PRIORITY>; |
| 1082 | + nordic,clockpin-enable = <NRF_FUN_UART_TX>; |
1044 | 1083 | }; |
1045 | 1084 |
|
1046 | 1085 | i2c135: i2c@9c6000 { |
|
1051 | 1090 | easydma-maxcnt-bits = <15>; |
1052 | 1091 | #address-cells = <1>; |
1053 | 1092 | #size-cells = <0>; |
| 1093 | + nordic,clockpin-enable = <NRF_FUN_TWIM_SDA>, |
| 1094 | + <NRF_FUN_TWIM_SCL>; |
1054 | 1095 | }; |
1055 | 1096 |
|
1056 | 1097 | spi135: spi@9c6000 { |
|
1064 | 1105 | #size-cells = <0>; |
1065 | 1106 | rx-delay-supported; |
1066 | 1107 | rx-delay = <1>; |
| 1108 | + nordic,clockpin-enable = <NRF_FUN_SPIM_MOSI>, |
| 1109 | + <NRF_FUN_SPIM_SCK>, |
| 1110 | + <NRF_FUN_SPIS_MISO>, |
| 1111 | + <NRF_FUN_SPIS_SCK>; |
1067 | 1112 | }; |
1068 | 1113 |
|
1069 | 1114 | uart135: uart@9c6000 { |
1070 | 1115 | compatible = "nordic,nrf-uarte"; |
1071 | 1116 | reg = <0x9c6000 0x1000>; |
1072 | 1117 | status = "disabled"; |
1073 | 1118 | interrupts = <454 NRF_DEFAULT_IRQ_PRIORITY>; |
| 1119 | + nordic,clockpin-enable = <NRF_FUN_UART_TX>; |
1074 | 1120 | }; |
1075 | 1121 |
|
1076 | 1122 | dppic136: dppic@9d1000 { |
|
1115 | 1161 | easydma-maxcnt-bits = <15>; |
1116 | 1162 | #address-cells = <1>; |
1117 | 1163 | #size-cells = <0>; |
| 1164 | + nordic,clockpin-enable = <NRF_FUN_TWIM_SDA>, |
| 1165 | + <NRF_FUN_TWIM_SCL>; |
1118 | 1166 | }; |
1119 | 1167 |
|
1120 | 1168 | spi136: spi@9d5000 { |
|
1128 | 1176 | #size-cells = <0>; |
1129 | 1177 | rx-delay-supported; |
1130 | 1178 | rx-delay = <1>; |
| 1179 | + nordic,clockpin-enable = <NRF_FUN_SPIM_MOSI>, |
| 1180 | + <NRF_FUN_SPIM_SCK>, |
| 1181 | + <NRF_FUN_SPIS_MISO>, |
| 1182 | + <NRF_FUN_SPIS_SCK>; |
1131 | 1183 | }; |
1132 | 1184 |
|
1133 | 1185 | uart136: uart@9d5000 { |
1134 | 1186 | compatible = "nordic,nrf-uarte"; |
1135 | 1187 | reg = <0x9d5000 0x1000>; |
1136 | 1188 | status = "disabled"; |
1137 | 1189 | interrupts = <469 NRF_DEFAULT_IRQ_PRIORITY>; |
| 1190 | + nordic,clockpin-enable = <NRF_FUN_UART_TX>; |
1138 | 1191 | }; |
1139 | 1192 |
|
1140 | 1193 | i2c137: i2c@9d6000 { |
|
1145 | 1198 | easydma-maxcnt-bits = <15>; |
1146 | 1199 | #address-cells = <1>; |
1147 | 1200 | #size-cells = <0>; |
| 1201 | + nordic,clockpin-enable = <NRF_FUN_TWIM_SDA>, |
| 1202 | + <NRF_FUN_TWIM_SCL>; |
1148 | 1203 | }; |
1149 | 1204 |
|
1150 | 1205 | spi137: spi@9d6000 { |
|
1158 | 1213 | #size-cells = <0>; |
1159 | 1214 | rx-delay-supported; |
1160 | 1215 | rx-delay = <1>; |
| 1216 | + nordic,clockpin-enable = <NRF_FUN_SPIM_MOSI>, |
| 1217 | + <NRF_FUN_SPIM_SCK>, |
| 1218 | + <NRF_FUN_SPIS_MISO>, |
| 1219 | + <NRF_FUN_SPIS_SCK>; |
1161 | 1220 | }; |
1162 | 1221 |
|
1163 | 1222 | uart137: uart@9d6000 { |
1164 | 1223 | compatible = "nordic,nrf-uarte"; |
1165 | 1224 | reg = <0x9d6000 0x1000>; |
1166 | 1225 | status = "disabled"; |
1167 | 1226 | interrupts = <470 NRF_DEFAULT_IRQ_PRIORITY>; |
| 1227 | + nordic,clockpin-enable = <NRF_FUN_UART_TX>; |
1168 | 1228 | }; |
1169 | 1229 | }; |
1170 | 1230 | }; |
|
0 commit comments