Skip to content

Commit dcdf6d5

Browse files
ene-stevenkartben
authored andcommitted
dts: ene: kb106x device tree
Add ENE KB106X device tree files Signed-off-by: Steven Chang <[email protected]>
1 parent 65991a8 commit dcdf6d5

File tree

4 files changed

+87
-0
lines changed

4 files changed

+87
-0
lines changed

dts/arm/ene/kb106x/kb1062.dtsi

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
/*
2+
* Copyright (c) 2025 ENE Technology Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <arm/ene/kb106x/kb106x.dtsi>

dts/arm/ene/kb106x/kb1064.dtsi

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
/*
2+
* Copyright (c) 2025 ENE Technology Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <arm/ene/kb106x/kb106x.dtsi>

dts/arm/ene/kb106x/kb106x.dtsi

Lines changed: 61 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,61 @@
1+
/*
2+
* Copyright (c) 2025 ENE Technology Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <freq.h>
8+
#include <arm/armv7-m.dtsi>
9+
10+
/ {
11+
chosen {
12+
zephyr,sram = &sram0;
13+
zephyr,flash = &flash0;
14+
};
15+
16+
cpus {
17+
#address-cells = <1>;
18+
#size-cells = <0>;
19+
20+
cpu0: cpu@0 {
21+
device_type = "cpu";
22+
compatible = "arm,cortex-m3";
23+
reg = <0>;
24+
clock-frequency = <DT_FREQ_M(48)>;
25+
};
26+
};
27+
28+
sram0: memory@20000000 {
29+
compatible = "mmio-sram";
30+
reg = <0x20000000 0x10000>;
31+
};
32+
33+
soc: soc {
34+
flash_controller: flash-controller@50100000 {
35+
compatible = "ene,kb106x-flash-controller";
36+
reg = <0x50100000 0x1000>, <0x50101000 0x80>;
37+
#address-cells = <1>;
38+
#size-cells = <1>;
39+
40+
flash0: flash@0 {
41+
compatible = "soc-nv-flash";
42+
reg = <0x00000000 0x40000>;
43+
};
44+
};
45+
46+
gcfg: gcfg@40000000 {
47+
compatible = "ene,kb106x-gcfg";
48+
/* First reg region is General Configuration registers */
49+
/* Second reg region is PMU registers */
50+
/* Third reg region is Vcc0 registers */
51+
reg = <0x40000000 0x100
52+
0x40010000 0x100
53+
0x40040000 0x100>;
54+
reg-names = "gcfg", "pmu", "vcc0";
55+
};
56+
};
57+
};
58+
59+
&nvic {
60+
arm,num-irq-priority-bits = <3>;
61+
};
Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
# Copyright (c) 2025 ENE Technology Inc.
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
description: ENE, General Configuration
5+
6+
compatible: "ene,kb106x-gcfg"
7+
8+
include: [base.yaml]
9+
10+
properties:
11+
reg:
12+
required: true

0 commit comments

Comments
 (0)