Skip to content

Conversation

@benediktibk
Copy link
Contributor

Turn the assert into an if-statement to ensure that CDONE is always checked during the configuration of an iCE40.

Turn the assert into an if-statement to ensure that CDONE is always
checked during the configuration of an iCE40.

Signed-off-by: Benedikt Schmidt <[email protected]>
@benediktibk benediktibk marked this pull request as ready for review November 11, 2024 09:12
@zephyrbot zephyrbot added the area: FPGA Field-Programmable Gate Array (FPGA) label Nov 11, 2024
@benediktibk benediktibk requested a review from josuah November 12, 2024 12:44
Copy link
Contributor

@josuah josuah left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

If the RTL image is not valid, then the CDONE would not get toggled.
So an error is better than an assert I agree.
Thank you!

@benediktibk
Copy link
Contributor Author

Even worse, if you for instance reset the wrong output or the FPGA is not connected at all then it obviously never will pull down CDONE. Therefore I think the check is rather essential and should not be only an assert.

@nashif nashif merged commit 7918c92 into zephyrproject-rtos:main Nov 16, 2024
27 checks passed
@benediktibk benediktibk deleted the fix/ice40_cdone_check branch November 18, 2024 06:07
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

area: FPGA Field-Programmable Gate Array (FPGA)

Projects

None yet

Development

Successfully merging this pull request may close these issues.

7 participants