Skip to content

Conversation

hengrun
Copy link

@hengrun hengrun commented Sep 15, 2025

The TPIU->ACPR register is only 13 bits wide, so the maximum allowed SWO clock divider is 0x1FFF. Update the validation to use 0x1FFF instead of 0xFFFF

The TPIU->ACPR register is only 13 bits wide,
so the maximum allowed SWO clock divider is 0x1FFF.

Signed-off-by: Henrik Grunmach <[email protected]>
Copy link

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants