-
Notifications
You must be signed in to change notification settings - Fork 8.1k
drivers: ethernet: xlnx_gem: obtain data bus width at run-time, remove parameter from DT #96364
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This pull request looks good to me. I verified it on the ZCU102 ZynqMP board, where dma_bus_width_def was correctly read from designcfg_debug5 reg and written to the nw_cfg register. Ethernet communication also worked as expected. |
michalsimek
previously approved these changes
Oct 3, 2025
This was referenced Oct 3, 2025
maass-hamburg
requested changes
Oct 8, 2025
This parameter no longer needs to be configured at the SoC level in the declarations of the GEM controller instances (used to require different values for the Zynq-7000 and the ZynqMP) as the value matching the current target SoC is now being read at run-time from a design configuration register. Signed-off-by: Immo Birnbaum <[email protected]>
Remove the obsolete DT parameter "amba-ahb-dbus-width" from all GEM controller instance declarations for both the Zynq-7000 and the ZynqMP. The value matching the current target SoC is now being read at run-time from a design configuration register Signed-off-by: Immo Birnbaum <[email protected]>
…gister Obtain the value for the AMBA AHB bus width (32 bit/64 bit/128 bit) from the design_cfg5 register at init-time rather than specifying it in the respective SoC's DT. Signed-off-by: Immo Birnbaum <[email protected]>
Added the removal of the 'amba-ahb-dbus-width' devicetree property from the binding of the Xilinx GEM Ethernet controller driver to the current migration guide. Signed-off-by: Immo Birnbaum <[email protected]>
f8cdf52
to
48aa6d8
Compare
|
maass-hamburg
approved these changes
Oct 20, 2025
michalsimek
approved these changes
Oct 21, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Labels
area: Boards/SoCs
area: Devicetree Bindings
area: Ethernet
platform: Xilinx
AMD Xilinx
Release Notes
To be mentioned in the release notes
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Remove the 'amba-ahb-dbus-width' DT parameter and obtain the matching value for the current target SoC at run-time during the device initialization. The matching value for the current SoC is available in the GEM register space's design_cfg5 register.