-
Notifications
You must be signed in to change notification settings - Fork 8.1k
arch: riscv: custom: vexriscv: add cache driver #97925
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
arch: riscv: custom: vexriscv: add cache driver #97925
Conversation
Add SpinalHDL vendor prefix. Signed-off-by: Fin Maaß <[email protected]>
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Minor comments, LGTM otherwise
|
||
int arch_dcache_invd_all(void) | ||
{ | ||
__asm__ volatile(".insn 0x500F\n"); |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Nit: I'd maybe add a small comment here that this instruction is for invalidating the whole cache, and maybe this link: https://github.com/SpinalHDL/VexRiscv?tab=readme-ov-file#dbuscachedplugin
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
added
"mv a0, %1\n" | ||
"j 2f\n" | ||
"3:\n" | ||
".insn 0x5500F\n" /* 0x500f | (a0 << 15) */ |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
ditto: add a comment about the address range we're invalidating here
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
added
add driver for VexRiscv CPU cache controller. Signed-off-by: Fin Maaß <[email protected]>
f44215e
to
65bbde2
Compare
|
add driver for VexRiscv CPU cache controller.
split from #93816