All issues

Search results

[BUG] Smepmp MML: pmpcfg write constraint for M-mode-only executable rules not enforced

Status: Open.

#529 In chipsalliance/Cores-VeeR-EL2;

· ZhongYic00 opened on Aug 11, 2026

[BUG/DOC] rvecc_decode blind spot: Single-bit error on MSB parity bit goes completely undetected when sed_ded = 1

Status: Open.

#521 In chipsalliance/Cores-VeeR-EL2;

· ShashankVM opened on Aug 2, 2026

[VAL] Test DCCM write readback check

Status: Open.

#512 In chipsalliance/Cores-VeeR-EL2;

· h-filali opened on Jul 23, 2026

[VAL] Test DCLS: Internal state corruption detection

Status: Open.

#497 In chipsalliance/Cores-VeeR-EL2;

· samipmodi323 opened on Jul 7, 2026

[VAL] Test Enhance dcls_error_ctrl test and sweep multibit (MuBi) parameters to cover validation gaps

Status: Open.

#496 In chipsalliance/Cores-VeeR-EL2;

· samipmodi323 opened on Jul 7, 2026

[VAL] Test: Add separate tests for signals skipped in dcls.c which breaks code execution.

Status: Open.

#494 In chipsalliance/Cores-VeeR-EL2;

· samipmodi323 opened on Jul 7, 2026

Triple modular redundancy (TMR) support

Status: Open.

#493 In chipsalliance/Cores-VeeR-EL2;

· mkurc-ant opened on Jul 7, 2026

[VAL] Test ICache Address Infection Feature

Status: Open.

#491 In chipsalliance/Cores-VeeR-EL2;

· nasahlpa opened on Jul 3, 2026

[VAL] Test ECC/parity errors in iCache

Status: Open.

#490 In chipsalliance/Cores-VeeR-EL2;

· nasahlpa opened on Jul 3, 2026

[VAL] Test ICCM XOR Infection feature

Status: Open.

#489 In chipsalliance/Cores-VeeR-EL2;

· nasahlpa opened on Jul 3, 2026

create nightly regression workflow

Status: Open.

#484 In chipsalliance/Cores-VeeR-EL2;

· sileno-rocco-soc opened on Jun 30, 2026

[VAL] Check register file DCLS comparison

Status: Open.

#483 In chipsalliance/Cores-VeeR-EL2;

· nasahlpa opened on Jun 30, 2026