fix(ram): make verilog write behavior match simulator#817

092vk merged 3 commits intoCircuitVerse:mainCircuitVerse/cv-frontend-vue:mainfrom

aindree-2005:ramaindree-2005/cv-frontend-vue:ramCopy head branch name to clipboard