Skip to content

Increase assumed L2 sizes for RISCV X280 / ZVL256B and for SVE-capabl…

7c18398
Select commit
Loading
Failed to load commit list.
Merged

Increase L2 defaults for RISCV X280 / ZVL256B and ARM SVE targets in CMake cross-compilation #5425

Increase assumed L2 sizes for RISCV X280 / ZVL256B and for SVE-capabl…
7c18398
Select commit
Loading
Failed to load commit list.
Cirrus CI / AppleM1/LLVM x86_64 xbuild succeeded Aug 21, 2025 in 4m 35s

Task Summary

Task successfully finished!

Details

⚠️ Not enough compute credits to prioritize tasks!
ℹ️ Scheduling was delayed due to a concurrency limit on community tasks
⚠️ Only [ghcr.io/cirruslabs/macos-runner:sonoma, ghcr.io/cirruslabs/macos-runner:sequoia] is allowed. Automatically upgraded to ghcr.io/cirruslabs/macos-runner:sequoia.

✅ 00:12 clone
✅ 04:15 compile
✅ 00:01 config