Skip to content

⚙️ A curated RTL library of digital communication protocols — including AMBA(AHB/APB/AXI), UART, SPI, I2C, and FIFO-based buffering — designed in Verilog for synthesis, simulation, and SoC interconnect architecture.

License

Notifications You must be signed in to change notification settings

SayantanMandal2000/rtl-protocol-designs

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

31 Commits
 
 
 
 
 
 

Repository files navigation

rtl-interface-designs-valid_ack_fsm_handshake

About

⚙️ A curated RTL library of digital communication protocols — including AMBA(AHB/APB/AXI), UART, SPI, I2C, and FIFO-based buffering — designed in Verilog for synthesis, simulation, and SoC interconnect architecture.

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published