Skip to content

Do not write physical-only cells on the output verilog file in the final stage.#3480

Merged
maliberty merged 3 commits intoThe-OpenROAD-Project:masterfrom
The-OpenROAD-Project-staging:secure-write-verilog-wo-physical-only
Sep 9, 2025
Merged

Do not write physical-only cells on the output verilog file in the final stage.#3480
maliberty merged 3 commits intoThe-OpenROAD-Project:masterfrom
The-OpenROAD-Project-staging:secure-write-verilog-wo-physical-only

Conversation

@openroad-ci
Copy link
Collaborator

Physical-only cells should not be present in the generated verilog file.

This is an alternative solution to the netlist iteration method (The-OpenROAD-Project/OpenROAD#8256), which has the side effect of introducing leakage power errors.

…nal stage.

Signed-off-by: Jaehyun Kim <jhkim@precisioninno.com>
Signed-off-by: Jaehyun Kim <jhkim@precisioninno.com>
Signed-off-by: Jaehyun Kim <jhkim@precisioninno.com>
@maliberty maliberty enabled auto-merge September 9, 2025 04:09
@maliberty maliberty merged commit 44ad745 into The-OpenROAD-Project:master Sep 9, 2025
8 checks passed
@maliberty maliberty deleted the secure-write-verilog-wo-physical-only branch September 9, 2025 07:05
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

floorplan: No TAPCELL insertion in asap7/mock-array design w/ the hierarchical flow

3 participants