Skip to content

__APICULA_LUT5

Pepijn de Vos edited this page Nov 17, 2024 · 2 revisions

This device is not yet supported in Apicula

Ports

Port Size Direction
F 1 output
I0 1 input
I1 1 input
I2 1 input
I3 1 input
M0 1 input

Verilog Instantiation

__APICULA_LUT5 __apicula_lut5_inst (
    .F(F),
    .I0(I0),
    .I1(I1),
    .I2(I2),
    .I3(I3),
    .M0(M0)
);

Clone this wiki locally