Add parsing of verilog module port renaming (aliases)#5478

xiota wants to merge 2 commits intoYosysHQ:mainYosysHQ/yosys:mainfrom

xiota:pr_port_renamingxiota/yosys:pr_port_renamingCopy head branch name to clipboard