Designed transistor-level schematics to Layout of 10T and 28T Full Adders.
Performed Design Rule Check (DRC) to verify compliance with fabrication rules -> No DRC errors.
Performed Layout vs Schematic (LVS) verification -> Layout matches schematic functionality.