Skip to content

Conversation

@robertszczepanski
Copy link
Contributor

@robertszczepanski robertszczepanski commented Oct 28, 2022

This PR introduces logic updates for both QL_DSP2 and QL_DSP3 modules.

FYI @tpagarani.

@robertszczepanski robertszczepanski changed the title ql-qlf: Update ql-qlf: Update QL_DSP2/QL_DSP3 logic Oct 28, 2022
@robertszczepanski robertszczepanski changed the title ql-qlf: Update QL_DSP2/QL_DSP3 logic ql-qlf: k6n10f: Update QL_DSP2/QL_DSP3 logic Oct 28, 2022
Signed-off-by: Robert Szczepanski <[email protected]>
Signed-off-by: Robert Szczepanski <[email protected]>
Signed-off-by: Robert Szczepanski <[email protected]>
@tpagarani
Copy link
Contributor

@rakeshm75 please help review the changes

mglb pushed a commit to antmicro/yosys-f4pga-plugins that referenced this pull request Apr 3, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants