Skip to content

Conversation

@svs-quic
Copy link
Contributor

This was done in 42a8813 but the change was not done in #132184 causing build failures.

This was done in 42a8813 but not in Xqcisync PR causing build failures.
@llvmbot
Copy link
Member

llvmbot commented Mar 22, 2025

@llvm/pr-subscribers-backend-risc-v

Author: Sudharsan Veeravalli (svs-quic)

Changes

This was done in 42a8813 but the change was not done in #132184 causing build failures.


Full diff: https://github.com/llvm/llvm-project/pull/132502.diff

1 Files Affected:

  • (modified) llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp (+1-1)
diff --git a/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp b/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
index 04fe46ad12836..ccaa8ac1c7dbb 100644
--- a/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
+++ b/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
@@ -775,7 +775,7 @@ struct RISCVOperand final : public MCParsedAsmOperand {
   bool isUImm5Slist() const {
     if (!isImm())
       return false;
-    RISCVMCExpr::VariantKind VK = RISCVMCExpr::VK_None;
+    RISCVMCExpr::Specifier VK = RISCVMCExpr::VK_None;
     int64_t Imm;
     bool IsConstantImm = evaluateConstantImm(getImm(), Imm, VK);
     return IsConstantImm &&

@svs-quic
Copy link
Contributor Author

Fixed in #132520

@svs-quic svs-quic closed this Mar 22, 2025
@svs-quic svs-quic deleted the fixsync branch March 22, 2025 04:49
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants