Skip to content

[HVX] Support lowering of setuo, seto. #140765

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 5 commits into from
Closed

[HVX] Support lowering of setuo, seto. #140765

Show file tree
Hide file tree
Changes from 2 commits
Commits
Show all changes
5 commits
Select commit Hold shift + click to select a range
88b77a4
[HVX] Support lowering of setuo,seto.
kaushik-quicinc May 20, 2025
a087e11
Add setcc:uno, uo checks for f16
kaushik-quicinc May 22, 2025
ca8ed96
Use -mcpu=hexagonv79 instead of -mhvx79
kaushik-quicinc May 22, 2025
e046dd8
Use mattr=hvx79
kaushik-quicinc May 23, 2025
42e57ae
Fix typo. hvx79->hvxv79
kaushik-quicinc May 23, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 4 additions & 0 deletions llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -349,6 +349,8 @@ HexagonTargetLowering::initializeHVXLowering() {
setCondCodeAction(ISD::SETULE, MVT::v64f16, Expand);
setCondCodeAction(ISD::SETUGE, MVT::v64f16, Expand);
setCondCodeAction(ISD::SETULT, MVT::v64f16, Expand);
setCondCodeAction(ISD::SETUO, MVT::v64f16, Expand);
setCondCodeAction(ISD::SETO, MVT::v64f16, Expand);

setCondCodeAction(ISD::SETNE, MVT::v32f32, Expand);
setCondCodeAction(ISD::SETLE, MVT::v32f32, Expand);
Expand All @@ -362,6 +364,8 @@ HexagonTargetLowering::initializeHVXLowering() {
setCondCodeAction(ISD::SETULE, MVT::v32f32, Expand);
setCondCodeAction(ISD::SETUGE, MVT::v32f32, Expand);
setCondCodeAction(ISD::SETULT, MVT::v32f32, Expand);
setCondCodeAction(ISD::SETUO, MVT::v32f32, Expand);
setCondCodeAction(ISD::SETO, MVT::v32f32, Expand);

// Boolean vectors.

Expand Down
28 changes: 28 additions & 0 deletions llvm/test/MC/Hexagon/inst_setcc_uno_uo.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,28 @@
;; RUN: llc --mtriple=hexagon -mattr=+hvxv79,+hvx-length128b %s -o - | FileCheck %s

define dso_local void @store_isnan_f32(ptr %a, ptr %isnan_a) local_unnamed_addr {
entry:
%arrayidx = getelementptr inbounds nuw float, ptr %a, i32 0
%0 = load <32 x float>, ptr %arrayidx, align 4
%.vectorized = fcmp uno <32 x float> %0, zeroinitializer
%.LS.instance = zext <32 x i1> %.vectorized to <32 x i32>
%arrayidx1 = getelementptr inbounds nuw i32, ptr %isnan_a, i32 0
store <32 x i32> %.LS.instance, ptr %arrayidx1, align 4
ret void
}
;; CHECK: store_isnan_f32
;; CHECK: vcmp.eq({{v[0-9]+.w}},{{v[0-9]+.w}})

define dso_local void @store_isnan_f16(ptr %a, ptr %isnan_a) local_unnamed_addr {
entry:
%arrayidx = getelementptr inbounds nuw half, ptr %a, i32 0
%0 = load <64 x half>, ptr %arrayidx, align 2
%.vectorized = fcmp uno <64 x half> %0, zeroinitializer
%conv.LS.instance = zext <64 x i1> %.vectorized to <64 x i16>
%arrayidx1 = getelementptr inbounds nuw i16, ptr %isnan_a, i32 0
store <64 x i16> %conv.LS.instance, ptr %arrayidx1, align 2
ret void
}

;; CHECK: store_isnan_f16
;; CHECK: vcmp.eq({{v[0-9]+.h}},{{v[0-9]+.h}})