Skip to content

Conversation

@tmon-nordic
Copy link
Contributor

DWC2 otg versions earlier than 5.00a are subject to randomly occurring glitch on Hibernation Exit by Host Initiated Resume, Hibernation Exit by Device Inititated Resume and Hibernation Exit by Host Initiated Reset. When the glitch happens the device address is not correctly restored. If the address is not correctly restored then the tokens addressed to
the device will timeout leading to host resetting the bus.

… Exit

Programming Guide states that bit 17 on PCGCCTL writes should be set if
the controller was enumerated for High Speed operation. Add the missing
bit set to adhere to the Programming Guide.

Upstream PR #: 85039

Signed-off-by: Tomasz Moń <[email protected]>
DWC2 otg versions earlier than 5.00a are subject to randomly occurring
glitch on Hibernation Exit by Host Initiated Resume, Hibernation Exit by
Device Inititated Resume and Hibernation Exit by Host Initiated Reset.
When the glitch happens the device address is not correctly restored.
If the address is not correctly restored then the tokens addressed to
the device will timeout leading to host resetting the bus.

Upstream PR #: 85039

Signed-off-by: Tomasz Moń <[email protected]>
@tmon-nordic tmon-nordic merged commit 693769a into nrfconnect:main Feb 5, 2025
22 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

backport v3.7.99-ncs3-branch Relates to NCS v2.9-nRF54H20-branch

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants