Search results

atlys core fails to build with ise 14.7

Status: Open.

#112 In openrisc/orpsoc-cores;

· Fatsie opened on Jan 17, 2017

Problem with 'or1200-generic' after updating verilator from 3.882 to 3.890

Status: Open.

#111 In openrisc/orpsoc-cores;

· rjfnobre opened on Dec 12, 2016

Verilator test bench for the 'vscale-generic' system

Status: Open.

#110 In openrisc/orpsoc-cores;

· rjfnobre opened on Dec 12, 2016

Executing more than one testbench

Status: Open.

#109 In openrisc/orpsoc-cores;

· rjfnobre opened on Nov 21, 2016

wb_ack_o missing in wb_to_avalon_bridge for BURST_SUPPORT = 0

Status: Open.

#108 In openrisc/orpsoc-cores;

· AakaFosfor opened on Oct 28, 2016

"fusesoc sim wb_sdram_ctrl" fails with the latest project version

Status: Open.

#107 In openrisc/orpsoc-cores;

· oleg-nenashev opened on Sep 8, 2016

No pin assignment of JTAG_TAP for de0_nano

Status: Open.

#103 In openrisc/orpsoc-cores;

· zavax2005 opened on Jul 23, 2016

plusargs removal

Status: Open.

#98 In openrisc/orpsoc-cores;

· Hooligan-0 opened on Apr 19, 2016

fusesoc simulation with atlys

Status: Open.

#88 In openrisc/orpsoc-cores;

· sgiaconi opened on Sep 22, 2015

API for Cores

Status: Open.

#87 In openrisc/orpsoc-cores;

· salmansheikh opened on Sep 7, 2015

how do I synthesize this in quartus for the de0 nano

Status: Open.

#86 In openrisc/orpsoc-cores;

· salmansheikh opened on Aug 13, 2015

Support for XuLA2 board?

Status: Open.

#49 In openrisc/orpsoc-cores;

· lollisoft opened on Apr 6, 2014