Skip to content

Netlist Checker #809

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 26 commits into from
Oct 18, 2024
Merged

Netlist Checker #809

merged 26 commits into from
Oct 18, 2024

Conversation

@behzadmehmood
Copy link
Contributor

@behzadmehmood behzadmehmood commented Oct 18, 2024

No description provided.

@behzadmehmood
Separating checker code
e1c5046
@behzadmehmood
Merge branch 'main' of github.com:os-fpga/yosys_verific_rs into netli…
f81d93e 
…st_checker
@behzadmehmood
Merge branch 'main' of github.com:os-fpga/yosys_verific_rs into netli…
39e09a7 
…st_checker
@behzadmehmood
Correcting errors
119f685
@behzadmehmood
Updating check and test for I/O_DELAY controlsignals
e5867b5
@behzadmehmood
Merge branch 'main' of github.com:os-fpga/yosys_verific_rs into netli…
cf1d7cd 
…st_checker
@behzadmehmood
Adding tests for I_DELAY control and data input signals
6cad38e
@behzadmehmood
Adding tests for I_SERDES data ios
38b3ad0
@behzadmehmood
Adding tests for I_SERDES control signals
77f2432
@behzadmehmood
Adding tests for O_SERDES data ios
283f45b
@behzadmehmood
Added tests for O_DELAY data output
5f9d85c
@behzadmehmood
Adding check for I_DELAY data inputs
8b26e21
@behzadmehmood
Checking O_DELAY outputs
08b8cb4
@behzadmehmood
Adding tests and checks for SERDES control signals
56c920e
@behzadmehmood
Adding tests and checks for I_SERDES output and O_SERDES input data s…
bb7ecb2 
…ignals
@behzadmehmood
Adding tests ans checks for O_DDR control signals and removing outdat…
28c2227 
…ed tests
@behzadmehmood
Merge branch 'main' of github.com:os-fpga/yosys_verific_rs into netli…
f8ca6e7 
…st_checker
@behzadmehmood
Adding tests and checks for I_DDR output and O_DDR input data signal
a92d442
@behzadmehmood
Adding check for I_SERDES data input
710e3e0
@behzadmehmood
Adding check for O_SERDES output data signal
cc5f23c
@behzadmehmood
Adding check for I_DDR data input and O_DDR data output
07a2e4c
@behzadmehmood
Adding check for O_DELAY data input
74cb1d0
@behzadmehmood
Adding check for I_DELAY data output
b9f462d
@behzadmehmood behzadmehmood self-assigned this Oct 18, 2024
@behzadmehmood behzadmehmood merged commit d8ef119 into main Oct 18, 2024
7 checks passed
@behzadmehmood behzadmehmood deleted the netlist_checker branch October 18, 2024 17:09
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@manadher manadher manadher approved these changes

Assignees

@behzadmehmood behzadmehmood

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

3 participants

@behzadmehmood @manadher