Skip to content

Arm Backend: Place pte file/data in DDR area #6812

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
freddan80 merged 1 commit into from
Nov 13, 2024
Merged

Arm Backend: Place pte file/data in DDR area #6812

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions examples/arm/executor_runner/CMakeLists.txt
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -63,6 +63,9 @@ endif()
if(TARGET_BOARD STREQUAL "corstone-300")
add_subdirectory(${ETHOS_SDK_PATH}/core_platform/targets/corstone-300 target)
target_compile_definitions(ethosu_target_common INTERFACE
# ETHOSU_MODEL=0 place pte file/data in SRAM area
# ETHOSU_MODEL=1 place pte file/data in DDR area
ETHOSU_MODEL=1
# Configure NPU architecture timing adapters
# Ethos_U55_High_End_Embedded
# This is just example numbers and you should make this match your hardware
Expand Down Expand Up @@ -98,6 +101,9 @@ if(TARGET_BOARD STREQUAL "corstone-300")
elseif(TARGET_BOARD STREQUAL "corstone-320")
add_subdirectory(${ETHOS_SDK_PATH}/core_platform/targets/corstone-320 target)
target_compile_definitions(ethosu_target_common INTERFACE
# ETHOSU_MODEL=0 place pte file/data in SRAM area
# ETHOSU_MODEL=1 place pte file/data in DDR area
ETHOSU_MODEL=1
# Configure NPU architecture timing adapters
# Ethos_U85_SYS_DRAM_Mid
# This is just example numbers and you should make this match your hardware
Expand Down
Loading